Bipolar Thin Film Transistor (epo) Patents (Class 257/E21.372)
-
Publication number: 20080246023Abstract: The present invention relates to a transistor based on resonant tunneling effect of double barrier tunneling junctions comprising: a substrate, an emitter, a base, a collector and a first and a second tunneling barrier layers; wherein the first tunneling barrier layer is located between the emitter and the base, and the second tunneling barrier layer is located between the base and the collector; furthermore, the junction areas of the tunneling junctions which are formed between the emitter and the base and between the base and collector respectively are 1 ?m2˜10000 ?m2; the thickness of the base is comparable to the electron mean free path of material in the layer; the magnetization orientation is unbounded in one and only one pole of said emitter, base and collector. Because the double-barrier structure is used, it overcomes the Schottky potential between the base and the collector.Type: ApplicationFiled: April 8, 2005Publication date: October 9, 2008Applicant: INSTITUTE OF PHYSICS, CHINESE ACADEMY OF SCIENCESInventors: Zhongming Zeng, Xiufeng Han, Jiafeng Feng, Tianxing Wang, Guanxiang Du, Feifei Li, Wenshan Zhan
-
Publication number: 20080233688Abstract: A method of fabricating a bipolar transistor in a first trench (11) is disclosed wherein only one photolithographic mask is applied which forms a first trench (11) and a second trench (12). A collector region (21) is formed self-aligned in the first trench (11) and the second trench (12). A base region (31) is formed self-aligned on a portion of the collector region (21), which is in the first trench (11). An emitter region (41) is formed self-aligned on a portion of the base region (31). A contact to the collector region (21) is formed in the second trench (12) and a contact to the base region (31) is formed in the first trench (11). The fabrication of the bipolar transistor may be integrated in a standard CMOS process.Type: ApplicationFiled: April 24, 2006Publication date: September 25, 2008Applicant: NXP B.V.Inventors: Philippe Meunier-Beillard, Erwin Hijzen, Johannes J.T.M. Donkers, Francois Neuilly
-
Publication number: 20080220583Abstract: Semiconductor device structures for use with bipolar junction transistors and methods of fabricating such semiconductor device structures. The semiconductor device structure comprises a semiconductor body having a top surface and sidewalls extending from the top surface to an insulating layer, a first region including a first semiconductor material with a first conductivity type, and a second region including a second semiconductor material with a second conductivity type. The first and second regions each extend across the top surface and the sidewalls of the semiconductor body. The device structure further comprises a junction defined between the first and second regions and extending across the top surface and the sidewalls of the semiconductor body.Type: ApplicationFiled: May 22, 2008Publication date: September 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Louis Lu-Chen Hsu, Jack Allan Mandelman
-
Patent number: 7422916Abstract: A method of manufacturing a thin film transistor panel is provided, which includes forming a first signal line on a substrate. The method also includes forming in sequence a first insulating layer and a semiconductor layer on the first signal line. The method further includes patterning the semiconductor layer and the first insulating layer through one photolithography process to form a patterned semiconductor layer and a patterned first insulating layer. The method also includes forming a second signal line on the patterned semiconductor layer and the patterned first insulating layer.Type: GrantFiled: May 10, 2005Date of Patent: September 9, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Bo-Sung Kim, Yong-Uk Lee
-
Publication number: 20080191316Abstract: A semiconductor transistor device includes a drift region, an insulating structure, a gate insulator, a gate electrode, a source, and a drain. The drift region includes a first lateral portion having a first dopant concentration and a second lateral portion having a second dopant concentration that is higher than the first lateral portion. The insulating structure is formed on the drift region and is disposed over a border between the first and second lateral portions such that hole generation is minimized in the drift region during operation.Type: ApplicationFiled: February 14, 2008Publication date: August 14, 2008Inventor: Mueng-Ryul Lee
-
Patent number: 7397108Abstract: A monolithically integrated bipolar transistor has an SOI substrate, a collector region in the SOI substrate, a base layer region on top of and in contact with the collector region, and an emitter layer region on top of and in contact with the base layer region, wherein the collector, base layer, and emitter layer regions are provided with separate contact regions. Further, a region of an insulating material, preferably an oxide or nitride, is provided in the base layer region, in the emitter layer region, or between the base and emitter layer regions, wherein the insulating region extends laterally at a fraction of a width of the base and emitter layer regions to reduce an effective width of the bipolar transistor to thereby eliminate any base push out effects that would otherwise occur.Type: GrantFiled: March 11, 2005Date of Patent: July 8, 2008Assignee: Infineon Technologies AGInventor: Torkel Arnborg
-
Publication number: 20080132025Abstract: The present invention provides a “collector-less” silcon-on-insulator (SOI) bipolar junction transistor (BJT) that has no impurity-doped collector. Instead, the inventive vertical SOI BJT uses a back gate-induced, minority carrier inversion layer as the intrinsic collector when it operates. In accordance with the present invention, the SOI substrate is biased such that an inversion layer is formed at the bottom of the base region serving as the collector The advantage of such a device is its CMOS-like process. Therefore, the integration scheme can be simplified and the manufacturing cost can be significantly reduced. The present invention also provides a method of fabricating BIJTs on selected areas of a very thin BOX using a conventional SOI starting wafer with a thick BOX. The reduced BOX thickness underneath the bipolar devices allows for a significantly reduced substrate bias compatible with the CMOS to be applied while maintaining the advantages of a thick BOX underneath the CMOS.Type: ApplicationFiled: October 23, 2007Publication date: June 5, 2008Applicant: International Business Machines CorporationInventors: Herbert L. Ho, Mahender Kumar, Qiqing Ouyang, Paul A. Papworth, Christopher D. Sheraw, Michael D. Steigerwalt
-
Patent number: 7382021Abstract: A transistor includes one or more channel taps containing a stack consisting at least in part of a semiconductor an interfacial III-VI layered compound and a conductor. The III-VI compound consists primarily of atoms from Groups IIIA-B and from Group VIA of the Periodic Table of the Elements in an approximate 1:1 ratio. These materials may be formed as layers of covalently bonded elements from Groups IIIA-B and covalently bonded Group VIA elements, adjacent and respective planes of which may be bonded by Van der Waals forces (e.g., to form a single bilayer consisting of a single plane of atoms from Groups IIIA-B and a single plane of Group VIA atoms). One particular III-VI material from which the interfacial layer is made, especially for p-channel transistors, is GaSe. Other III-VI compounds, whether pure compounds or alloys of pure compounds, may also be used.Type: GrantFiled: December 9, 2004Date of Patent: June 3, 2008Assignee: Acorn Technologies, Inc.Inventors: Carl Faulkner, Daniel J. Connelly, Daniel E. Grupp
-
Patent number: 7351615Abstract: A method of fabricating MIS transistors starts with formation of gate electrode portions. Then, high-speed ions are irradiated through an insulating film to implant impurity ions into a semiconductor region by a self-aligning process, followed by total removal of the insulating film. The laminate is irradiated with laser light or other similar intense light to activate the doped semiconductor region. Another method of fabricating MIS transistors begins with formation of a gate-insulating film and gate electrode portions. Then, the gate-insulating film is removed, using the gate electrode portions as a mask. The semiconductor surface is exposed, or a thin insulating film is formed on this surface. High-speed ions are irradiated to perform a self-aligning ion implantation process. A further method of fabricating MIS transistors starts with formation of a gate-insulating film and gate electrode portions.Type: GrantFiled: April 4, 2003Date of Patent: April 1, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Publication number: 20080038867Abstract: A method for manufacturing a thin film transistor array panel includes forming a gate electrode, forming a source electrode and a drain electrode opposing each other and separated from each other on the gate electrode, forming a gate insulator on the gate electrode, forming an organic semiconductor on the gate insulator, and forming a passivation member covering the organic semiconductor, wherein the source and drain electrodes contact the organic semiconductor, and an ink-jet printing process is used to form at least two among the gate insulator, the organic semiconductor, and the passivation member, and wherein a mixed solvent including at least two among a gate insulator material, an organic semiconductor material, and a passivation member material is sprayed in the ink-jet printing process.Type: ApplicationFiled: May 8, 2007Publication date: February 14, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung-Han SHIN, Bo-Sung KIM, Seong-sik SHIN
-
Patent number: 7316942Abstract: An active matrix display backplane is formed by annealing a flexible dielectric substrate, and then forming one or more thin-film-transistors (TFTs), one or more pixel electrodes, and an interconnect on a surface of the annealed substrate. The interconnect includes individual, spaced apart electrodes that are electrically coupled to one another. One of the interconnect electrodes is electrically coupled to a TFT, and the other interconnect electrode is electrically coupled to the pixel electrode, to thereby electrically interconnect the TFT and the pixel electrode.Type: GrantFiled: February 14, 2005Date of Patent: January 8, 2008Assignee: Honeywell International, Inc.Inventors: Kalluri R. Sarma, Charles Chanley
-
Patent number: 7297992Abstract: According to one exemplary embodiment, a heterojunction bipolar transistor includes a base situated on a substrate. The heterojunction bipolar transistor can be an NPN silicon-germanium heterojunction bipolar transistor, for example. The heterojunction bipolar transistor further includes a cap layer situated on the base, where the cap layer includes a barrier region. The barrier region can comprises carbon and has a thickness, where the thickness of the barrier region determines a depth of an emitter-junction of the heterojunction bipolar transistor. An increase in the thickness of the barrier region can cause a decrease in the depth of the emitter-base junction. According to this exemplary embodiment, the heterojunction bipolar transistor further includes an emitter situated over the cap layer, where the emitter comprises an emitter dopant, which can be phosphorus. A diffusion retardant in the barrier region of the cap layer impedes diffusion of the emitter dopant.Type: GrantFiled: November 23, 2004Date of Patent: November 20, 2007Assignee: Newport Fab, LLCInventor: Greg D. U'Ren
-
Patent number: 7285457Abstract: In the method for manufacturing a heterojunction bipolar transistor, a collector contact layer, a collector layer, a base layer, a base protection layer, an emitter layer, an emitter contact layer, and a WSi layer are sequentially formed on a substrate. A resist pattern is then formed on the WSi layer, and the WSi layer is patterned by using the resist pattern as a mask. Thereafter, the emitter contact layer and the emitter layer are sequentially removed by ICP (Inductively Coupled Plasma) dry etching by using the resist pattern as a mask.Type: GrantFiled: August 21, 2006Date of Patent: October 23, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hidenori Takeda, Toshiharu Tambo
-
Patent number: 7259047Abstract: A method for manufacturing an organic thin-film transistor with a plastic substrate, comprising steps of: providing a mold and a plastic substrate, said mold being provided with a relief printing structure; imprinting said plastic substrate by said mold so as to define source/drain electrode regions on said plastic substrate; forming a first electrode layer so as to form source/drain electrodes on said source/drain electrode regions on said plastic substrate; forming a plurality of semiconductor mesas, each of said semiconductor mesas covering a pair of said source/drain electrodes; forming an insulating layer; forming a second electrode layer, being separated from and on said semiconductor mesas by said insulating layer; and forming a passivation layer.Type: GrantFiled: April 1, 2005Date of Patent: August 21, 2007Assignee: Industrial Technology Research InstituteInventors: Liang-Ying Huang, Jia-Chong Ho, Cheng-Chung Lee
-
Patent number: 7148090Abstract: A thin-film transistor for an active matrix display is fabricated using printing means, such as a gravure offset printer. First and second pattern layers (251, 252; 30) are formed on a layer structure (4) wherein at least one of the layers is printed. The printed layers (251, 252; 30) mask regions (271, 272, 28) for defining source a and drain terminals. The second pattern layer (28) can be removed so as to allow etching of the second region (28) for defining a channel.Type: GrantFiled: December 11, 2003Date of Patent: December 12, 2006Assignee: Koninklijke Philps Electronics N. V.Inventor: Jeffrey A. Chapman