Monocrystalline Silicon Transistor On Insulating Substrate, E.g., Quartz Substrate (epo) Patents (Class 257/E21.415)
E Subclasses
-
Patent number: 7803674Abstract: Silicon on insulator (SOI) devices and methods for fabricating the same are provided. An exemplary embodiment of a SOI device comprises a substrate. A first insulating layer is formed over the substrate. A plurality of semiconductor islands is formed over the first insulating layer, wherein the semiconductor islands are isolated from each other. A second insulating layer is formed over the first insulating layer, protruding over the semiconductor islands and surrounding thereof. At least one recess is formed in a portion of the second insulating layer adjacent to a pair of the semiconductor islands. A first dielectric layer is formed on a portion of each of the semiconductor islands. A conductive layer is formed over the first dielectric layer and over the second insulating layer exposed by the recess. A pair of source/drain regions is oppositely formed in portions of each of the semiconductor islands not covered by the first dielectric layer and the conductive layer.Type: GrantFiled: May 19, 2009Date of Patent: September 28, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Long Cheng, Kong-Beng Thei, Sheng-Chen Chung, Tzung-Chi Lee, Harry Chuang
-
Patent number: 7803697Abstract: A method of fabricating a semiconductor device includes sequentially forming a first pattern and a second pattern on a substrate, the second pattern being a non-single-crystalline semiconductor stacked on the first pattern, wherein a portion of the substrate is exposed adjacent to the first and second patterns, forming a non-single-crystalline semiconductor layer on the substrate, the semiconductor layer contacting the second pattern and the exposed portion of the substrate, and, using the substrate as a seed layer, changing the crystalline state of the semiconductor layer to be single-crystalline and changing the crystalline state of the second pattern to be single-crystalline.Type: GrantFiled: November 17, 2006Date of Patent: September 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Kim, Eun-Jung Yun
-
Publication number: 20100237418Abstract: It is an object of the present invention to manufacture a thin film transistor having a required property without complicating steps and devices. It is another object of the present invention to provide a technique for manufacturing a semiconductor device having high reliability and better electrical characteristics with a higher yield at lower cost. In the present invention, a lightly doped impurity region is formed in a source region side or a drain region side of a semiconductor layer covered with a gate electrode layer in a thin film transistor. The semiconductor layer is doped diagonally to the surface thereof using the gate electrode layer as a mask to form the lightly doped impurity region. Therefore, the properties of the thin film transistor can be minutely controlled.Type: ApplicationFiled: June 3, 2010Publication date: September 23, 2010Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Atsuo ISOBE, Tetsuji YAMAGUCHI, Hiromichi GODO
-
Publication number: 20100230753Abstract: A varactor diode includes a portion of a top semiconductor layer of a semiconductor-on-insulator (SOI) substrate and a gate electrode located thereupon. A first electrode having a doping of a first conductivity type laterally abuts a doped semiconductor region having the first conductivity type, which laterally abuts a second electrode having a doping of a second conductivity type, which is the opposite of the first conductivity type. A hyperabrupt junction is formed between the second doped semiconductor region and the second electrode. The gate electrode controls the depletion of the first and second doped semiconductor regions, thereby varying the capacitance of the varactor diode. A design structure for the varactor diode is also provided.Type: ApplicationFiled: August 31, 2009Publication date: September 16, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey B. Johnson, Alvin J. Joseph, Robert M. Rassel, Yun Shi
-
Publication number: 20100230752Abstract: A structure, and a method for forming the same. The structure includes a semiconductor substrate which includes a top substrate surface, a buried dielectric layer on the top substrate surface, N active semiconductor regions on the buried dielectric layer, N active devices on the N active semiconductor regions, a plurality of dummy regions on the buried dielectric layer, a protection layer on the N active devices and the N active semiconductor regions, but not on the plurality of dummy regions. The N active devices comprise first active regions which comprise a first material. The plurality of dummy regions comprise first dummy regions which comprise the first material. A first pattern density of the first active regions and the first dummy regions is uniform across the structure. A trench in the buried dielectric layer such that side walls of the trench are aligned with the plurality of dummy regions.Type: ApplicationFiled: August 26, 2009Publication date: September 16, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alan Bernard Botula, David S. Collins, Alvin Jose Joseph, Howard Smith Landis, James Albert Slinkman
-
Patent number: 7795682Abstract: The disclosure concerns a method of manufacturing a semiconductor device including forming a plurality of fins made of a semiconductor material on an insulating layer; forming a gate insulating film on side surfaces of the plurality of fins; and forming a gate electrode on the gate insulating film in such a manner that a compressive stress is applied to a side surface of a first fin which is used in an NMOSFET among the plurality of fins in a direction perpendicular to the side surface and a tensile stress is applied to a side surface of a second fin which is used in a PMOSFET among the plurality of fins in a direction perpendicular to the side surface.Type: GrantFiled: January 31, 2007Date of Patent: September 14, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Akio Kaneko, Atsushi Yagishita, Satoshi Inaba
-
Patent number: 7795098Abstract: An apparatus and method for manufacturing rotated field effect transistors. The method comprises providing a substrate including a first gate structure and a second gate structure, which are not parallel to each other. The method further includes performing a first ion implant substantially orthogonal to an edge of the first gate structure to form a first impurity region and performing a second ion implant at a direction different than that of the first ion implant and substantially orthogonal to an edge of the second gate structure to form a second impurity region under the edge of the second gate structure.Type: GrantFiled: October 17, 2007Date of Patent: September 14, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, Myung-hee Na, Edward J. Nowak
-
Publication number: 20100227441Abstract: Disclosed is a memory device and method of operation thereof. The memory device may include a source region and a drain region of a first dopant type, the source and drain regions contain a first semiconductor material; a body region of a second dopant type, the body region being sandwiched between the source and drain regions, the body comprising a second semiconductor material; a gate dielectric layer over at least the body region; and a gate comprising a conductive material over the gate dielectric layer. Specifically, one of the first semiconductor material and the second semiconductor material is lattice matched with the other of the first semiconductor material and the second semiconductor material and has an energy gap smaller than the energy gap of the other of the first semiconductor material and the second semiconductor material.Type: ApplicationFiled: May 24, 2010Publication date: September 9, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ta-Wei Lin, Wen-Jer Tsai
-
Patent number: 7785944Abstract: A method is provided of making a gated semiconductor device. Such method can include patterning a single-crystal semiconductor region of a substrate to extend in a lateral direction parallel to a major surface of a substrate and to extend in a direction at least substantially vertical and at least substantially perpendicular to the major surface, the semiconductor region having a first side and a second side opposite, e.g., remote from the first side. A first gate may be formed overlying the first side, the first gate having a first gate length in the lateral direction. A second gate may be formed overlying the second side, the second gate having a second gate length in the lateral direction which is different from the first gate length. In one embodiment, the second gate length may be shorter than the first gate length. In one embodiment, the first gate may consist essentially of polycrystalline silicon germanium and the second gate may consist essentially of polysilicon.Type: GrantFiled: March 24, 2008Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Huilong Zhu, Bruce B. Doris, Xinlin Wang, Jochen Beintner, Ying Zhang, Philip J. Oldiges
-
Publication number: 20100213547Abstract: A semiconductor device includes a semiconductor island having at least one electrical dopant atom and encapsulated by dielectric materials including at least one dielectric material layer. At least two portions of the at least one dielectric material layer have a thickness less than 2 nm to enable quantum tunneling effects. A source-side conductive material portion and a drain-side conductive material portion abuts the two portions of the at least one dielectric material layer. A gate conductor is located on the at least one dielectric material layer between the source-side conductive material portion and the drain-side conductive material portion. The potential of the semiconductor island responds to the voltage at the gate conductor to enable or disable tunneling current through the two portions of the at least one dielectric material layer. Design structures for the semiconductor device are also provided.Type: ApplicationFiled: December 22, 2009Publication date: August 26, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Zhong-Xiang He, Qizhi Liu
-
Publication number: 20100207209Abstract: A semiconductor device having a small parasitic resistance and a high driving current is provided. The semiconductor device includes a fin portion that includes a pair of source/drain regions located on both end sides and a channel region sandwiched between the pair of source/drain regions; films that are formed on both sides in a channel-width direction of the fin portion; a gate electrode that is provided so as to stride across the channel region of the fin portion; a gate insulating film that is interposed between the gate electrode and the channel region; and a stress applying layer that applies a stress to the channel region of the fin portion, an upper surface and side surfaces of the source/drain region being coated with the stress applying layer in the fin portion, a lower end surface of the stress applying layer being in contact with the film with no gap.Type: ApplicationFiled: September 21, 2009Publication date: August 19, 2010Inventor: Hideki Inokuma
-
Publication number: 20100200918Abstract: A CMOS memory element comprising silicon-on-insulator MOSFET transistors is disclosed wherein at least one of the MOSFET transistors is configured such that the body of the transistor is not connected to a voltage source and is instead permitted to electrically float. Implementations of the disclosed memory element with increased immunity to errors caused by heavy ion radiation are also disclosed.Type: ApplicationFiled: February 10, 2009Publication date: August 12, 2010Applicant: Honeywell International Inc.Inventors: Bradley J. Larsen, Todd A. Randazzo, Cheisan Yue
-
Patent number: 7772649Abstract: A masking layer is applied over a top semiconductor layer and patterned to expose in an opening a shallow trench isolation structure and a portion of a top semiconductor region within which a first source/drain region and a body is to be formed. Ions are implanted into a portion of a buried insulator layer within the area of the opening to form damaged buried insulator region. The shallow trench isolation structure is removed and the damaged buried insulator region is etched selective to undamaged buried insulator portions to form a cavity. A dielectric layer is formed on the sidewalls and the exposed bottom surface of the top semiconductor region and a back gate filling the cavity is formed. A contact is formed to provide an electrical bias to the back gate so that the electrical potential of the body and the first source/drain region is electrically modulated.Type: GrantFiled: February 25, 2008Date of Patent: August 10, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Louis C. Hsu, Jack A. Mandelman, Carl Radens, William Tonti
-
Publication number: 20100197087Abstract: In a semiconductor device having a raised source and drain structure, in forming a raised region by etching, etching of an island-like semiconductor film which is an active layer is inhibited. In a method for manufacturing a semiconductor device, an insulating film is formed by oxidizing or nitriding the surface of an island-like semiconductor film, a semiconductor film is formed on a region which is a part of the insulating film, a gate electrode is formed over the insulating film, an impurity element imparting one conductivity type is added to the island-like semiconductor film and the semiconductor film using the gate electrode as a mask, the impurity element is activated by heating the island-like semiconductor film and the semiconductor film, and the part of the insulating film between the island-like semiconductor film and the semiconductor film disappears by heating the island-like semiconductor film and the semiconductor film.Type: ApplicationFiled: April 15, 2010Publication date: August 5, 2010Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Hideto OHNUMA
-
Publication number: 20100181619Abstract: A method of forming a field effect transistor comprises providing a substrate comprising a biaxially strained layer of a semiconductor material. A gate electrode is formed on the biaxially strained layer of semiconductor material. A raised source region and a raised drain region are formed adjacent the gate electrode. Ions of a dopant material are implanted into the raised source region and the raised drain region to form an extended source region and an extended drain region. Moreover, in methods of forming a field effect transistor according to embodiments of the present invention, a gate electrode can be formed in a recess of a layer of semiconductor material. Thus, a field effect transistor wherein a source side channel contact region and a drain side channel contact region located adjacent a channel region are subject to biaxial strain can be obtained.Type: ApplicationFiled: April 1, 2010Publication date: July 22, 2010Inventors: Andy Wei, Thorsten Kammler, Jan Hoentschel, Manfred Horstmann
-
Publication number: 20100181573Abstract: A diode has a first contact of a material having a first conductivity type, a second contact of a material having a second conductivity type arranged co-planarly with the first contact, a channel arranged co-planarly between the first and second contacts, a gate arranged adjacent the channel, and a voltage source electrically connected to the gate. A diode has a layer of material arranged on a substrate, a first region of material doped to have a first conductivity type, a second region of material doped to have a second conductivity type, a channel between the first and second regions formed of an undoped region, a gate arranged adjacent the channel, and a voltage source electrically connected to the gate.Type: ApplicationFiled: January 22, 2009Publication date: July 22, 2010Applicant: Palo Alto Research Center IncorporatedInventors: JengPing Lu, Raj B. Apte
-
Patent number: 7759177Abstract: A method for manufacturing a semiconductor device of the present invention is provided including the steps of forming a first conductive layer over a substrate; forming a second conductive layer containing a conductive particle and resin over the first conductive layer; and increasing an area where the first conductive layer and the second conductive layer are in contact with each other by irradiating the second conductive layer with a laser beam. By including the step of laser beam irradiation, the portion where the first conductive layer and the second conductive layer are in contact with each other can be increased and defective electrical connection between the first conductive layer and the second conductive layer can be improved.Type: GrantFiled: August 8, 2006Date of Patent: July 20, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Takahashi, Eiji Sugiyama
-
Patent number: 7759205Abstract: Methods for producing a semiconductor device are provided. In one embodiment, a method includes the steps of: (i) fabricating a partially-completed semiconductor device including a substrate, a source/drain region in the substrate, a gate stack overlaying the substrate, and a sidewall spacer adjacent the gate stack; (ii) utilizing an anisotropic etch to remove an upper portion of the sidewall spacer while leaving intact a lower portion of the sidewall spacer overlaying the substrate; (iii) implanting ions in the source/drain region; and (iv) annealing the semiconductor device to activate the implanted ions. The step of annealing is performed with the lower portion of the sidewall spacer intact to deter the ingress of oxygen into the substrate and minimize under-oxide regrowth proximate the gate stack.Type: GrantFiled: January 16, 2009Date of Patent: July 20, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Kingsuk Maitra, John Iacoponi
-
Patent number: 7754526Abstract: A method for making a thin film transistor, the method comprising the steps of: providing a growing substrate; applying a catalyst layer on the growing substrate; heating the growing substrate with the catalyst layer in a furnace with a protective gas therein, supplying a carbon source gas and a carrier gas at a ratio ranging from 100:1 to 100:10, and growing a carbon nanotube layer on the growing substrate; forming a source electrode, a drain electrode, and a gate electrode; and covering the carbon nanotube layer with an insulating layer, wherein the source electrode and the drain electrode are electrically connected to the single-walled carbon nanotube layer, the gate electrode is opposite to and electrically insulated from the single-walled carbon nanotube layer.Type: GrantFiled: April 2, 2009Date of Patent: July 13, 2010Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Kai-Li Jiang, Qun-Qing Li, Shou-Shan Fan
-
Patent number: 7750405Abstract: A method of fabricating a high-performance planar back-gate CMOS structure having superior short-channel characteristics and reduced capacitance using processing steps that are not too lengthy or costly is provided. Also provided is a high-performance planar back-gate CMOS structure that is formed utilizing the method of the present invention. The method includes forming an opening in an upper surface of a substrate. Thereafter, a dopant region is formed in the substrate through the opening. In accordance with the inventive method, the dopant region defines a back-gate conductor of the inventive structure. Next, a front gate conductor having at least a portion thereof is formed within the opening.Type: GrantFiled: October 24, 2007Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventor: Edward J. Nowak
-
Patent number: 7745299Abstract: In order to diversify a current control method of a semiconductor device, improve performance (including a current drive performance) of the semiconductor device, and reduce a size of the semiconductor device, a second gate may be formed inside a substrate that forms a channel upon applying a bias voltage thereto. In one aspect, the semiconductor device includes: a well region of a first conductivity; source and drain regions of a second conductivity in the well region; a first gate on an oxide layer above the well region, controlling a first channel region of a second conductivity between the source region and the drain region; and a second gate under the first channel region.Type: GrantFiled: October 15, 2008Date of Patent: June 29, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Hyung Sun Yun
-
Patent number: 7737506Abstract: An objective is to provide a method of manufacturing a semiconductor device, and a semiconductor device manufactured by using the manufacturing method, in which a laser crystallization method is used that is capable of preventing the formation of grain boundaries in TFT channel formation regions, and is capable of preventing conspicuous drops in TFT mobility, reduction in the ON current, and increases in the OFF current, all due to grain boundaries. Depressions and projections with stripe shape or rectangular shape are formed. Continuous wave laser light is then irradiated to a semiconductor film formed on an insulating film along the depressions and projections with stripe shape of the insulating film, or along a longitudinal axis direction or a transverse axis direction of the rectangular shape. Note that although it is most preferable to use continuous wave laser light at this point, pulse wave laser light may also be used.Type: GrantFiled: August 31, 2006Date of Patent: June 15, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Atsuo Isobe, Shunpei Yamazaki, Chiho Kokubo, Koichiro Tanaka, Akihisa Shimomura, Tatsuya Arao, Hidekazu Miyairi, Mai Akiba
-
Publication number: 20100144102Abstract: A method for forming a semiconductor device is provided. The method comprises providing a semiconductor structure comprising a semiconductor substrate and a dielectric layer on the semiconductor substrate, wherein the dielectric layer has an opening through which the semiconductor substrate is exposed; forming a semiconductor strip on the dielectric layer and adjacent the opening, wherein the semiconductor strip is electrically isolated from the semiconductor substrate; forming a gate dielectric over a portion of the semiconductor strip that is over the dielectric layer; forming a gate electrode over the gate dielectric; and forming a source/drain region in the semiconductor strip.Type: ApplicationFiled: December 15, 2009Publication date: June 10, 2010Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ka-Hing Fung, Carlos H. Diaz
-
Patent number: 7732263Abstract: The present invention is to provide a semiconductor device that achieves high mechanical strength without reducing the circuit scale and that can prevent the data from being forged and altered illegally while suppressing the cost. The present invention discloses a semiconductor device typified by an ID chip that is formed from a semiconductor thin film including a first region with high crystallinity and a second region with the crystallinity inferior to the first region. Specifically, a TFT (thin film transistor) of a circuit requiring high-speed operation is formed by using the first region and a memory element for an identifying ROM is formed by using the second region.Type: GrantFiled: February 21, 2005Date of Patent: June 8, 2010Assignee: Semiconductor Energy Laboratory Co., LtdInventors: Shunpei Yamazaki, Koji Dairiki
-
Publication number: 20100133511Abstract: Techniques, apparatus and systems are described for wafer-scale processing of aligned nanotube devices and integrated circuits. In one aspect, a method can include growing aligned nanotubes on at least one of a wafer-scale quartz substrate or a wafer-scale sapphire substrate. The method can include transferring the grown aligned nanotubes onto a target substrate. Also, the method can include fabricating at least one device based on the transferred nanotubes.Type: ApplicationFiled: November 24, 2009Publication date: June 3, 2010Inventors: Chongwu Zhou, Koungmin Ryu, Alexander Badmaev, Chuan Wang
-
Publication number: 20100136752Abstract: A semiconductor device includes a Si substrate, an insulating film formed on one part of the Si substrate, a bulk Si region grown on other part of the Si substrate other than the insulating film, Si1-xGex (0<x?1) thin film formed on the insulating film in direct contact with the insulating film, and substantially flush with top of the bulk Si region, a first field effect transistor fabricated in the bulk Si region, and a second field effect transistor fabricated in the Si1-xGex thin film.Type: ApplicationFiled: January 28, 2010Publication date: June 3, 2010Applicant: Kabushiki Kaisha ToshibaInventor: Tsutomu Tezuka
-
Patent number: 7719057Abstract: Techniques associated with providing multiple gate insulator thickness for a semiconductor device are generally described. In one example, an apparatus includes a semiconductor fin having an impurity introduced to at least a first side of the fin, a first oxide having a first thickness coupled with the first side of the fin, and a second oxide having a second thickness coupled with a second side of the fin, the second thickness being different from the first thickness as a result of the impurity introduced to the first side of the fin.Type: GrantFiled: July 30, 2007Date of Patent: May 18, 2010Assignee: Intel CorporationInventors: Martin D Giles, David L Kencke, Stephen M Cea
-
Publication number: 20100117151Abstract: The semiconductor device with a ?-shaped semiconductor conductive layer manufactured by the manufacturing method thereof utilizes two pathways of the ?-shaped semiconductor conductive layer connected to the silicon layer of a silicon-on-insulator (SOI) substrate for heat dissipation, so as to reduce the self-heating effects (SHEs). Furthermore, the semiconductor device of the invention utilizes the self-aligned technique to form a self-aligned structure with a gate unit and the silicon layer, so that the process is simple, the production cost is reduced, the compacted ability and the yield are improved, the off current and short-channel effects (SCEs) are still similar to a conventional UTSOI MOSFET, and the stability and the reliability are therefore superior.Type: ApplicationFiled: May 7, 2009Publication date: May 13, 2010Applicant: NATIONAL SUN YAT-SEN UNIVERSITYInventors: Jyi-Tsong Lin, Yi-Chuen Eng, Po-Hsieh Lin
-
Publication number: 20100117152Abstract: Provided is a semiconductor device. The semiconductor device includes a semiconductor substrate, a first isolation dielectric pattern on the semiconductor substrate, and an active pattern on the first isolation dielectric pattern. A semiconductor pattern is interposed between the semiconductor substrate and the first isolation dielectric pattern, and a second isolation dielectric pattern is interposed between the semiconductor substrate and the semiconductor pattern. The semiconductor substrate and the semiconductor pattern are electrically connected by a connection pattern.Type: ApplicationFiled: January 14, 2010Publication date: May 13, 2010Inventor: Chang-Woo Oh
-
Patent number: 7713798Abstract: Disclosed are a thin film transistor substrate of an LCD device and a method of manufacturing the same. The thin film transistor substrate includes a nickel-silicide layer formed on an insulating layer pattern including silicon and a metal layer formed on the nickel-silicide layer. Nickel is coated on the insulating layer pattern including silicon and a metal material is coated on the nickel-coated layer. After that, a heat treatment is performed at about 200 to about 350° C. to obtain the nickel-silicide layer. Since the thin film transistor substrate of the LCD device is manufactured by applying the nickel-silicide wiring, a device having low resistivity and good ohmic contact property can be obtained.Type: GrantFiled: December 18, 2008Date of Patent: May 11, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Oh Jeong, Beom-Seok Cho, Hee-Hwan Choe
-
Publication number: 20100105175Abstract: An SOI FET device with improved floating body is proposed. Control of the body potential is accomplished by having a body doping concentration next to the source electrode higher than the body doping concentration next to the drain electrode. The high source-side dopant concentration leads to elevated forward leakage current between the source electrode and the body, which leakage current effectively locks the body potential to the source electrode potential. Furthermore, having the source-to-body junction capacitance larger than the drain-to-body junction capacitance has additional advantages in device operation. The device has no structure fabricated for the purpose of electrically connecting the body potential to other elements of the device.Type: ApplicationFiled: January 4, 2010Publication date: April 29, 2010Applicant: International Business Machines CorporationInventors: Jin Cai, Tak Hung Ning
-
Publication number: 20100102389Abstract: A FinFET (100) comprises a fin-shaped layer-section (116) of a single-crystalline active semiconductor layer (104) extending on an insulating substrate layer (106) along a longitudinal fin direction between, a source layer-section (122), and a drain layer-section (124) of the single-crystalline active semiconductor layer (104). Furthermore, two separate gate-electrode layers (138.1, 138.2) are provided, which do not form sections of the single-crystalline active semiconductor layer, each of the gate-electrode layers facing one of the opposite side faces of the fin-shaped layer-section (116). Each gate-electrode layer is connected with a respective separate gate contact (154, 156).Type: ApplicationFiled: March 6, 2008Publication date: April 29, 2010Inventors: Markus Gerhard Andreas Muller, Philippe Coronel
-
Patent number: 7704839Abstract: A field effect transistor (FET) comprises a substrate; a buried oxide (BOX) layer over the substrate; a current channel region over the BOX layer; source/drain regions adjacent to the current channel region; a buried high-stress film in the BOX layer and regions of the substrate, wherein the high-stress film comprises any of a compressive film and a tensile film; an insulating layer covering the buried high-stress film; and a gate electrode over the current channel region, wherein the high-stress film is adapted to create mechanical stress in the current channel region, wherein the high-stress film is adapted to stretch the current channel region in order to create the mechanical stress in the current channel region; wherein the mechanical stress comprises any of compressive stress and tensile stress, and wherein the mechanical stress caused by the high-stress film causes an increased charge carrier mobility in the current channel region.Type: GrantFiled: April 8, 2008Date of Patent: April 27, 2010Assignee: International Business Machines CorporationInventors: MeiKei Ieong, Zhibin Ren, Haizhou Yin
-
Publication number: 20100099227Abstract: A semiconductor device having a CMOS structure, wherein, in manufacturing a CMOS circuit, an impurity element which imparts p-type conductivity to the active layer of the p-channel type semiconductor device is added before forming the gate insulating film. Then, by applying thermal oxidation treatment to the active layer, the impurity element is subjected to redistribution, and the concentration of the impurity element in the principal surface of the active layer is minimized. The precise control of threshold voltage is enabled by the impurity element that is present in a trace quantity.Type: ApplicationFiled: December 21, 2009Publication date: April 22, 2010Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Takeshi Fukunaga
-
Publication number: 20100090302Abstract: A method of making a resonator, preferably a nano-resonator, includes starting with a FINFET structure with a central bar, first and second electrodes connected to the central bar, and third and fourth electrodes on either side of the central bar and separated from the central bar by gate dielectric. The structure is formed on a buried oxide layer. The gate dielectric and buried oxide layer are then selectively etched away to provide a nano-resonator structure with a resonator element 30, a pair of resonator electrodes (32,34), a control electrode (36) and a sensing electrode (38).Type: ApplicationFiled: October 5, 2007Publication date: April 15, 2010Applicant: NXP, B.V.Inventors: Viet Nguyen Hoang, Dirk Gravesteijn, Radu Surdeanu
-
Patent number: 7696024Abstract: A semiconductor device is provided, which comprises a semiconductor film, a gate insulating film, a gate electrode, an insulating film, and a source and drain electrodes. The semiconductor film includes at least a channel forming region, a region, a source and drain regions disposed between the channel forming region and the region, a first silicide region over the region, and a second silicide region over a portion of the source and drain regions. The insulating film has a contact hole to expose at least the first silicide region. Each of the source and drain electrodes is electrically connected to the first silicide region via the contact hole. The region includes an element imparting one conductivity type at a lower concentration than the source and drain regions.Type: GrantFiled: March 29, 2007Date of Patent: April 13, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hotaka Maruyama, Kengo Akimoto
-
Publication number: 20100084709Abstract: When a bulk silicon substrate and an SOI substrate are used separately, a board area is increased and so it is impossible to reduce the size of a semiconductor device as a whole. On the other hand, when an SOI-type MISFET and a bulk-type MISFET are formed on a same substrate, the SOI-type MISFET and the bulk-type MISFET should be formed in separate steps respectively, and thus the process gets complicated. A single crystal semiconductor substrate and an SOI substrate separated from the single crystal semiconductor substrate by a thin buried insulating film and having a thin single crystal semiconductor thin film (SOI layer) are used, and well diffusion layer regions, drain regions, gate insulating films and gate electrodes of the SOI-type MISFET and the bulk-type MISFET are formed in same steps. Since the bulk-type MISFET and the SOI-type MISFET can be formed on the same substrate, the board area can be reduced.Type: ApplicationFiled: June 30, 2006Publication date: April 8, 2010Inventors: Ryuta Tsuchiya, Shinichiro Kimura
-
Publication number: 20100078722Abstract: This invention provides methods for fabricating high speed TFTs from silicon-on-insulator and bulk single crystal semiconductor substrates, such as Si(100) and Si(110) substrates. The TFTs may be designed to have a maximum frequency of oscillation of 3 GHz, or better.Type: ApplicationFiled: September 8, 2006Publication date: April 1, 2010Inventors: Zhenqiang Ma, Hao-Chih Yuan, Guogong Wang
-
Publication number: 20100072549Abstract: It is made possible to restrict strain relaxation even if a strained semiconductor element is formed on a very small minute layer. A semiconductor device includes: a substrate; a first semiconductor layer formed into a mesa shape above the substrate and having strain, and including source and drain regions of a first conductivity type located at a distance from each other, and a channel region of a second conductivity type different from the first conductivity type, the channel region being located between the source region and the drain region; second and third semiconductor layers formed on the source and drain regions, and controlling the strain of the first semiconductor layer, the second and third semiconductor layers containing impurities of the first conductivity type; a gate insulating film formed on the channel region; and a gate electrode formed on the gate insulating film.Type: ApplicationFiled: September 18, 2009Publication date: March 25, 2010Inventors: Koji Usuda, Yoshihiko Moriyama
-
Publication number: 20100075470Abstract: After a single crystal semiconductor layer provided over a base substrate by attaching is irradiated with a laser beam, characteristics thereof are improved by first heat treatment, and after adding an impurity element imparting conductivity to the single crystal semiconductor layer, second heat treatment is performed at lower temperature than that of the first heat treatment.Type: ApplicationFiled: August 31, 2009Publication date: March 25, 2010Inventors: Suguru OZAWA, Atsuo ISOBE, Takashi HAMADA, Junpei MOMO, Hiroaki HONDA, Takashi SHINGU, Tetsuya KAKEHATA
-
Publication number: 20100075471Abstract: Embodiments of a manufacturing process for recessed gate devices on silicon-on-insulator (SOI) substrate with self-aligned lateral isolation are described. This allows the creation of true in-pitch recessed gate devices without requiring an extra isolation dimension. A lateral isolation trench is formed between pairs of recessed gate devices by etching the silicon-on-insulator area down to a buried oxide layer on which the silicon-on-insulator layer is formed. The position of the trench is self-aligned and defined by the gate width and the dimension of spacers disposed on either side of the gate. The isolation trench is filled with a dielectric material and then etched back to the middle of the SOI body and the remaining volume is filled with a doped conductive material. The doped conductor is subject to a thermal cycle to create source and drain regions of the device through out-diffusion of the doped material.Type: ApplicationFiled: September 25, 2009Publication date: March 25, 2010Applicant: Innovative Silicon Isi SAInventor: John Kim
-
Publication number: 20100052054Abstract: The present invention relates to a method of manufacturing a semiconductor memory device and a semiconductor memory device manufactured using the same. A method of manufacturing a semiconductor device comprises defining source/drain regions in semiconductor substrate through an etch process using a mask, and forming a gate and source/drain by depositing a conductive material over the defined regions and the semiconductor substrate and patterning the conductive material.Type: ApplicationFiled: June 30, 2009Publication date: March 4, 2010Applicant: Hynix Semiconductor Inc.Inventor: Jae Yeon Lee
-
Publication number: 20100041186Abstract: A method of manufacturing an I-MOS device includes forming a semiconductor layer (2) on a buried insulating layer (4). A gate structure (23) including a gate stack (14) is formed on the semiconductor layer, and used to (5) self align the formation of a source region (28) by implantation. Then, an etch step is used to selectively etch the gate structure (23) and this is followed by forming a drain region (36) by implantation. The method can precisely control the i-region length (38) between source region (28) and gate stack (14).Type: ApplicationFiled: December 12, 2007Publication date: February 18, 2010Applicant: NXP, B.V.Inventor: Radu Surdeanu
-
Publication number: 20100032759Abstract: A self-aligned Silicon on Insulator (SOI) Schottky Body Tie structure includes: a source region comprising a silicide layer disposed on a top surface of the source region; a drain region comprising a silicide layer disposed on a top surface of the drain region; a gate region disposed above a channel formed by the drain and source regions; and a gate oxide layer disposed between the gate region and the channel formed by the drain and source regions, wherein when silicidation is performed on the diffusion region it forms a metal-silicon alloy contact such that the silicide layer extends into and directly touches the channel.Type: ApplicationFiled: August 11, 2008Publication date: February 11, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Leland Chang, Isaac Lauer, Jeffrey W. Sleight
-
Publication number: 20100035414Abstract: A method for making a germanium-on-insulator layer from an SGOI substrate, including: a) depositing on the substrate a layer of a metallic element M capable of selectively forming a silicide, the layer being in contact with a silicon-germanium alloy layer; and b) a reaction between the alloy layer and the layer of a metallic element M, by which a stack of M silicide-germanium-insulator layers is obtained. Such a method may, for example, find application to production of electronic devices such as MOSFET transistors.Type: ApplicationFiled: February 7, 2008Publication date: February 11, 2010Applicants: Commissariat A L'Energie Atomique, Stmicroelectronics (Crolles 2) SasInventors: Benjamin Vincent, Jean-Francois Damlencourt, Yves Morand
-
Patent number: 7659174Abstract: A structure and method of fabrication of a semiconductor device having a stress relief layer under a stress layer in one region of a substrate. In a first example, a stress relief layer is formed over a first region of the substrate (e.g., PFET region) and not over a second region (e.g., NFET region). A stress layer is over the stress relief layer in the first region and over the devices and substrate/silicide in the second region. The NFET transistor performance is enhanced due to the overall tensile stress in the NFET channel while the degradation in the PFET transistor performance is reduced/eliminated due to the inclusion of the stress relief layer. In a second example embodiment, the stress relief layer is formed over the second region, but not the first region and the stress of the stress layer is reversed.Type: GrantFiled: October 31, 2007Date of Patent: February 9, 2010Assignees: Chartered Semiconductor Manufacturing, Ltd., International Business Machines Corporation (IBM)Inventors: Yong Meng Lee, Haining S. Yang, Victor Chan
-
Patent number: 7659172Abstract: A method for forming a field effect transistor (FET) device includes forming a gate conductor and gate dielectric on an active device area of a semiconductor wafer, the semiconductor wafer including a buried insulator layer formed over a bulk substrate and a semiconductor-on-insulator layer initially formed over the buried insulator layer. Source and drain extensions are formed in the semiconductor-on-insulator layer, adjacent opposing sides of the gate conductor, and source and drain sidewall spacers are formed adjacent the gate conductor. Remaining portions of the semiconductor-on-insulator layer adjacent the sidewall spacers and are removed so as to expose portions of the buried insulator layer. The exposed portions of the buried insulator layer are removed so as to expose portions of the bulk substrate. A semiconductor layer is epitaxially grown on the exposed portions of the bulk substrate and the source and drain extensions, and source and drain implants are formed in the epitaxially grown layer.Type: GrantFiled: November 18, 2005Date of Patent: February 9, 2010Assignees: International Business Machines Corporation, Advanced Micro Devices, Inc. (AMD)Inventors: Hasan M. Nayfeh, Andrew Waite
-
Publication number: 20100019320Abstract: A process flow for fabricating shallow trench isolation (STI) devices with direct body tie contacts is provided. The process flow follows steps similar to standard STI fabrication methods except that in one of the etching steps, body tie contacts are etched through the nitride layer and STI oxide layer, directly to the body tie. This process flow provides a direct body tie contact to mitigate floating body effects but also eliminates hysteresis and transient upset effects common in non-direct body tie contact configurations, without the critical alignment requirements and critical dimension control of the layout.Type: ApplicationFiled: July 22, 2008Publication date: January 28, 2010Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Paul Fechner, Bradley Larsen, Gregor Dougal, Keith Golke
-
Publication number: 20100006939Abstract: A method for manufacturing a semiconductor device comprises including a insulating pattern and a silicon film over a SOI substrate, thereby increasing a reduced volume of a floating body after forming a floating body fin transistor so as to secure a data storage space. The method comprises: forming a insulating pattern and a first silicon film over an upper silicon film of a SOI substrate; and forming a fin structure in the first silicon film.Type: ApplicationFiled: June 30, 2009Publication date: January 14, 2010Applicant: Hynix Semiconductor Inc.Inventors: Joong Sik Kim, Sung Woong Chung
-
Publication number: 20090317950Abstract: A semiconductor device manufacturing method which sequentially forms a gate oxide film and gate electrode material over a semiconductor layer of an SOI substrate and patterns the material into gate electrodes. The method further comprises the steps of forming sidewalls made of an insulator to cover side surfaces of the gate electrode; ion-implanting into the semiconductor layer on both sides of the gate electrode to form drain/source regions; partially etching the sidewalls to expose upper parts of the side surfaces of the gate electrode; depositing a metal film to cover the tops of the drain/source regions and of the gate electrode and the exposed upper parts of the side surfaces of the gate electrode; and performing heat treatment on the SOI substrate to form silicide layers respectively in the surfaces of the gate electrode and of the drain/source regions.Type: ApplicationFiled: June 19, 2009Publication date: December 24, 2009Applicant: OKI SEMICONDUCTOR CO., LTD.Inventor: Masao OKIHARA