With Gate At Side Of Channel (epo) Patents (Class 257/E21.442)
-
Publication number: 20090039421Abstract: A nitride semiconductor device of the present invention includes a nitride semiconductor laminated structure comprising an n type first layer, a second layer containing a p type dopant laminated on the first layer, and an n type third layer laminated on the second layer, each layer of the nitride semiconductor laminated structure made of a group III nitride semiconductor, and the nitride semiconductor laminated structure having a wall surface extending the first, through the second, to the third layers; a gate insulating film formed on the wall surface such that the gate insulating film extends for the first, second, and third layers; a gate electrode formed such that the gate electrode is opposed to the wall surface of the second layer with the gate insulating film sandwiched between the gate electrode and the wall surface; a source electrode electrically connected to the third layer; and a drain electrode electrically connected to the first layer, the wall surface including a plurality of portions having diType: ApplicationFiled: June 13, 2008Publication date: February 12, 2009Applicant: ROHM CO., LTD.Inventor: Hirotaka Otake
-
Patent number: 7489009Abstract: Multi-gate MOS transistors and fabrication methods are described, in which the transistor semiconductor body thickness or width is lithography independent, allowing scaled triple and quad-gate devices having semiconductor bodies smaller than a lateral gate length dimension. A form structure is provided over a semiconductor wafer starting structure, and spacers are formed along one or more sidewalls of an opening in the form structure. A semiconductor material is deposited in the opening by epitaxial growth or other deposition process, and the form structure and the spacer are removed. A gate structure is then formed along the top and sides of a central portion of the formed semiconductor body. The spacer may be L-shaped, providing an undercut or recess at the bottom of the semiconductor body sidewall, and the gate may be formed in the undercut area to allow fabrication of more than three gates.Type: GrantFiled: May 10, 2005Date of Patent: February 10, 2009Assignee: Texas Instruments IncorporatedInventor: James Joseph Chambers
-
Patent number: 7482232Abstract: The method includes forming a 1-10000 nm thick SiO2, HfO2, Al2O3 and/or quartz gate dielectric on an Si back gate. An Al or Mo gate electrode is formed on the gate dielectric. An Al2O3 insulating layer is formed over the gate electrode. A C, Si, GaAs, InP, and/or InGaAs nanotube is formed on the insulating layer and gate dielectric. The nanotube has a central region on the insulating layer above the gate electrode and first and second ends on the gate dielectric. A source is formed on the first end and spaced from the central region and gate electrode by a first peripheral region. A drain is formed on the second end and spaced from the central region and gate electrode by a second peripheral region. The first and second peripheral regions are doped with Cl2, Br2, K, Na, or a molecule of polyethylenimine using wet deposition or evaporation.Type: GrantFiled: October 26, 2006Date of Patent: January 27, 2009Assignee: International Business Machines CorporationInventors: Joerg Appenzeller, Phaedon Avouris, Yu-Ming Lin
-
Patent number: 7452758Abstract: There is a FinFET device. The device has a silicon substrate, an oxide layer, and a polysilicone gate. The silicon substrate defines a planar body, a medial body, and a fin. The planar body, the medial body, and the fin are integrally connected. The medial body connects the planar body and the fin. The planar body extends generally around the medial body. The fin is situated to extend substantially from a first side of the substrate to an opposing second side of the substrate. The fin is substantially perpendicularly disposed with respect to the planar body. The first oxide layer is situated on the planar body between the planar body and the fin. The oxide layer extends substantially around the medial body. The polysilicone gate is situated on the oxide layer to extend substantially from a third side to an opposing fourth side of the substrate. The gate is situated to extend across the fin proximal to a medial portion of an upper surface of the fin. There is also a process for making a FinFET device.Type: GrantFiled: March 14, 2007Date of Patent: November 18, 2008Assignee: International Business Machines CorporationInventors: Thomas W. Dyer, Haining S. Yang
-
Patent number: 7445980Abstract: The present invention is a CMOS SRAM cell comprising two access devices, each access device comprised of a tri-gate transistor having a single fin; two pull-up devices, each pull-up device comprised of a tri-gate transistor having a single fin; and two pull-down devices, each pull-down device comprised of a tri-gate transistor having multiple fins. A method for manufacturing the CMOS SRAM cell, including the dual fin tri-gate transistor is also provided.Type: GrantFiled: August 21, 2006Date of Patent: November 4, 2008Assignee: Intel CorporationInventors: Suman Datta, Brian S. Doyle, Robert S. Chau, Jack Kavalieros, Bo Zheng, Scott A. Hareland
-
Patent number: 7439574Abstract: Provided are a silicon/oxide/nitride/oxide/silicon (SONOS) memory, a fabricating method thereof, and a memory programming method. The SONOS memory includes a substrate; a first insulating layer stacked on the substrate; a semiconductor layer, which is patterned on the first insulating layer in a predetermined shape, including source and drain electrodes separated by a predetermined interval; a second insulating layer located on the semiconductor layer between the source and drain electrodes; a memory layer, which is deposited on sides of a portion of the semiconductor layer between the source and drain electrodes and on sides and an upper surface of the second insulating layer, including electron transferring channels and an electron storing layer; and a gate electrode, which is deposited on a surface of the memory layer, for controlling transfer of electrons in the memory layer. The programming method may provide a large capacity, stable, multi-level memory.Type: GrantFiled: June 13, 2003Date of Patent: October 21, 2008Assignees: Samsung Electronics Co., Ltd., Seoul National UniversityInventors: Chung-woo Kim, Byung-gook Park, Jong-duk Lee, Yong-kyu Lee
-
Patent number: 7436033Abstract: A tri-gated molecular field effect transistor includes a gate electrode formed on a substrate and having grooves in a source region, a drain region and a channel region, and at least one molecule inserted between the source and drain electrodes in the channel region. The effects of the gate voltage on electrons passing through the channel can be maximized, and a variation gain of current supplied between the source and drain electrodes relative to the gate voltage can be greatly increased. Thus, a molecular electronic circuit having high functionality and reliability can be obtained.Type: GrantFiled: May 24, 2005Date of Patent: October 14, 2008Assignee: Electronics and Telecommunications Research InstituteInventors: Chan Woo Park, Sung Yool Choi, Han Young Yu, Ung Hwan Pi
-
Patent number: 7422946Abstract: A method for forming first and second devices from first and second silicon bodies is described. A sacrificial layer allows gate regions to be defined with underlying insulating members. After the sacrificial layer and bodies are surrounded in a dielectric layer, the insulative member is removed from one of the bodies. After removal of the sacrificial layer, gate structures are formed. For one device, the gate surrounds three sides of the body, and for the other device two independent gates on the sides of the body result.Type: GrantFiled: September 29, 2004Date of Patent: September 9, 2008Assignee: Intel CorporationInventors: Brian S. Doyle, Peter L. D. Chang
-
Patent number: 7413955Abstract: Disclosed is a transistor for a memory device realizing both a step-gated asymmetry transistor and a fin transistor in a cell and a method for manufacturing the same. The transistor has an active region protruding from a predetermined region of a substrate and a groove formed in the active region. A field oxide layer is formed on the substrate around the active region in such a manner that it has a surface lower than the upper surface of the active region including the groove. A pair of gates are placed along one and the other ends of groove across the upper surface of the active region while overlapping the stepped portion of the active region. The transistor has the structure of a step-gated asymmetry transistor when seen in a sectional view taken in a first direction, as well as that of a fin transistor when seen in a sectional view taken in a second direction, which is perpendicular to the first direction.Type: GrantFiled: November 8, 2007Date of Patent: August 19, 2008Assignee: Hynix Semiconductor Inc.Inventor: Hyun Jung Kim
-
Patent number: 7407845Abstract: In one embodiment, a semiconductor device includes a semiconductor substrate having a lower layer and an upper layer overlying the lower layer. The upper layer is arranged and structured to form first and second active regions that are spaced apart from each other and protrude from an upper surface of the lower layer. A third active region of a bridge shape is distanced vertically from the upper surface of the lower layer and connects the first and second active regions. The device further includes a gate electrode, which is formed with a gate insulation layer surrounding the third active region, so that the third active region functions as a channel.Type: GrantFiled: January 31, 2005Date of Patent: August 5, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Choong-Ho Lee, Jae-Man Yoon, Dong-Gun Park, Chul Lee
-
Patent number: 7405127Abstract: A method for producing a field effect transistor, in which a plurality of layers are in each case deposited, planarized and etched back, in particular a gate electrode layer, is disclosed. This method allows the manufacturing of transistors having outstanding electrical properties and having outstanding reproducibility.Type: GrantFiled: April 28, 2006Date of Patent: July 29, 2008Assignee: Infineon Technologies AGInventor: Helmut Tews
-
Patent number: 7396761Abstract: In a semiconductor device and a method of manufacturing the semiconductor device, a plug and a channel structure are formed. The plug fills an opening and the channel structure extends upwardly from the plug. The channel structure has a substantially vertical sidewall. The opening is formed through an insulation structure located on a substrate. The plug and the channel structure comprise a material in a single crystalline state that is changed from an amorphous state by an irradiation of a laser beam. The channel structure is doped with impurities such as boron, phosphorus or arsenic.Type: GrantFiled: November 28, 2006Date of Patent: July 8, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Kwan Kang, Jong-Wook Lee, Yong-Hoon Son, Yu-Gyun Shin, Jun-Ho Lee
-
Patent number: 7396726Abstract: An elongate stacked semiconductor structure is formed on a substrate. The stacked semiconductor structure includes a second semiconductor material region disposed on a first semiconductor material region. The first semiconductor material region is selectively doped to produce spaced-apart impurity-doped first semiconductor material regions and a lower dopant concentration first semiconductor material region therebetween. Etching exposes a portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. The etching removes at least a portion of the lower dopant concentration first semiconductor material region to form a hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. An insulation layer that surrounds the exposed portion of the second semiconductor material region between the impurity-doped first semiconductor material regions is formed.Type: GrantFiled: March 31, 2005Date of Patent: July 8, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Woo Oh, Dong-Gun Park, Dong-Won Kim, Sung-Young Lee
-
Patent number: 7384850Abstract: An integrated circuit device containing complementary metal oxide semiconductor transistors includes a semiconductor substrate and an NMOS transistor having a first fin-shaped active region that extends in the semiconductor substrate. The first fin-shaped active region has a first channel region therein with a first height. A PMOS transistor is also provided. The PMOS transistor has a second fin-shaped active region that extends in the semiconductor substrate. This second fin-shaped active region has a second channel region therein with a second height unequal to the first height.Type: GrantFiled: March 23, 2005Date of Patent: June 10, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Joon Ahn, Dong-Gun Park, Choong-Ho Lee, Hee-Soo Kang
-
Patent number: 7358142Abstract: A device isolation film and an active region are formed on a semiconductor substrate, using a first mask pattern to expose only a formation region of the device isolation film. Only the device isolation film is selectively etched by using the first mask pattern and a second mask pattern as an etch mask, to form a fin only on a gate formation region, the second mask pattern to expose only a gate electrode formation region. A gate insulation layer is formed on both sidewalls of the fin and a gate electrode covering the first mask pattern and the gate insulation layer is formed. Source and drain regions are formed on the remaining portion of the active region where the gate electrode was not formed. Gate electrode separation becomes adequate and manufacturing costs can be reduced.Type: GrantFiled: January 28, 2005Date of Patent: April 15, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Soo Kang, Chul Lee, Tae-Yong Kim, Dong-Gun Park, Young-Joon Ahn, Choong-Ho Lee, Sang-Yeon Han
-
Patent number: 7354832Abstract: A method of fabricating a tri-gate semiconductor device comprising a semiconductor body having an upper surface and side surfaces and a metal gate that has an approximately equal thickness on the upper and side surfaces. Embodiments of a tri-gate device with conformal physical vapor deposition workfunction metal on its three-dimensional body are described herein. Other embodiments may be described and claimed.Type: GrantFiled: May 3, 2006Date of Patent: April 8, 2008Assignee: Intel CorporationInventors: Willy Rachmady, Brian S. Doyle, Jack T. Kavalieros, Uday Shah
-
Publication number: 20080064149Abstract: A semiconductor device (and method for making the same) includes a strained-silicon channel formed adjacent a source and a drain, a first gate formed over a first side of the channel, a second gate formed over a second side of the channel, a first gate dielectric formed between the first gate and the strained-silicon channel, and a second gate dielectric formed between the second gate and the strained-silicon channel. The strained-silicon channel is non-planar.Type: ApplicationFiled: October 30, 2007Publication date: March 13, 2008Applicant: International Business Machines CorporationInventor: Guy Cohen
-
Patent number: 7332386Abstract: A fin field effect transistor (FinFET) includes a substrate, a fin, a gate electrode, a gate insulation layer, and source and drain regions in the fin. The fin is on and extends laterally along and vertically away from the substrate. The gate electrode covers sides and a top of a portion of the fin. The gate insulation layer is between the gate electrode and the fin. The source region and the drain region in the fin and adjacent to opposite sides of the gate electrode. The source region of the fin has a different width than the drain region of the fin.Type: GrantFiled: March 21, 2005Date of Patent: February 19, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Chul Lee, Min-Sang Kim, Dong-gun Park, Choong-ho Lee, Chang-woo Oh, Jae-man Yoon, Dong-won Kim, Jeong-dong Choe, Ming Li, Hye-jin Cho
-
Patent number: 7326656Abstract: A semiconductor device comprising a semiconductor body having a top surface and a first and second laterally opposite sidewalls as formed on an insulating substrate is claimed. A gate dielectric is formed on the top surface of the semiconductor body and on the first and second laterally opposite sidewalls of the semiconductor body. A gate electrode is then formed on the gate dielectric on the top surface of the semiconductor body and adjacent to the gate dielectric on the first and second laterally opposite sidewalls of the semiconductor body. The gate electrode comprises a metal film formed directly adjacent to the gate dielectric layer. A pair of source and drain regions are then formed in the semiconductor body on opposite sides of the gate electrode.Type: GrantFiled: February 24, 2006Date of Patent: February 5, 2008Assignee: Intel CorporationInventors: Justin K. Brask, Brian S. Doyle, Jack Kavalleros, Mark Doczy, Uday Shah, Robert S. Chau
-
Patent number: 7326620Abstract: A method of manufacturing a semiconductor device comprising a dual gate field effect transistor is disclosed, in which method a semiconductor body with a surface and of silicon is provided with a source region and a drain region of a first conductivity type and with a channel region of a second conductivity type, opposite to the first conductivity type, between the source region and the drain region and with a first gate region separated from the channel region by a first gate dielectric and situated on one side of the channel region and with a second gate region separated from the channel region by a second gate dielectric and situated on an opposite side of the channel region, and wherein both gate regions are formed within a trench formed in the semiconductor body.Type: GrantFiled: March 11, 2005Date of Patent: February 5, 2008Assignees: Interuniversitair Microelektronica Centrum (IMEC), Koninklijke Philips ElectronicsInventor: Bartlomiej Jan Pawlak
-
Publication number: 20080003730Abstract: A semiconductor device comprises a fin-type semiconductor region (fin) on a support substrate, having a pair of generally vertical side walls and an upper surface coupling the side walls; an insulated gate electrode structure traversing an intermediate portion of the fin and having side walls in conformity with the side walls of the fin; source/drain regions formed in the fin on both sides of the gate electrode; side wall insulating films including a first portion formed on the side walls of the conductive gate electrode and a second portion formed on the side walls of the fin and having an opening in the source/drain regions extending from an upper edge to a lower edge of each of the side walls; a silicide layer formed on each surface of the source/drain regions exposed in the opening of the second side wall insulating film; and source/drain electrodes contacting the silicide layers.Type: ApplicationFiled: September 6, 2007Publication date: January 3, 2008Applicant: FUJITSU LIMITEDInventor: Masaki Okuno
-
Patent number: 7312504Abstract: Disclosed is a transistor for a memory device realizing both a step-gated asymmetry transistor and a fin transistor in a cell and a method for manufacturing the same. The transistor has an active region protruding from a predetermined region of a substrate and a groove formed in the active region. A field oxide layer is formed on the substrate around the active region in such a manner that it has a surface lower than the upper surface of the active region including the groove. A pair of gates are placed along one and the other ends of groove across the upper surface of the active region while overlapping the stepped portion of the active region. The transistor has the structure of a step-gated asymmetry transistor when seen in a sectional view taken in a first direction, as well as that of a fin transistor when seen in a sectional view taken in a second direction, which is perpendicular to the first direction.Type: GrantFiled: July 1, 2005Date of Patent: December 25, 2007Assignee: Hynix Semiconductor Inc.Inventor: Hyun Jung Kim
-
Publication number: 20070293011Abstract: A finFET device includes a semiconductor substrate having specific regions surrounded with a trench. The trench is filled with an insulating layer, and recess holes are formed within the specific regions such that channel fins are formed by raised portions of the semiconductor substrate on both sides of the recess holes. Gate lines are formed to overlie and extend across the channel fins. Source/drain regions are formed at both ends of the channel fins and connected by the channel fins. Other embodiments are described and claimed.Type: ApplicationFiled: August 30, 2007Publication date: December 20, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyeoung-Won SEO, Woun-Suck YANG, Du-Heon SONG, Jae-Man YOON
-
Patent number: 7297581Abstract: A method of doping fins of a semiconductor device that includes a substrate includes forming multiple fin structures on the substrate, each of the fin structures including a cap formed on a fin. The method further includes performing a first tilt angle implant process to dope a first pair of the multiple fin structures with n-type impurities and performing a second tilt angle implant process to dope a second pair of the multiple fin structures with p-type impurities.Type: GrantFiled: May 17, 2005Date of Patent: November 20, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Wiley Eugene Hill, Bin Yu
-
Patent number: 7297600Abstract: A method of forming a fin field effect transistor on a semiconductor substrate includes forming a fin-shaped active region vertically protruding from the substrate. An oxide layer is formed on a top surface and opposing sidewalls of the fin-shaped active region. An oxidation barrier layer is formed on the opposing sidewalls of the fin-shaped active region and is planarized to a height no greater than about a height of the oxide layer to form a fin structure. The fin structure is oxidized to form a capping oxide layer on the top surface of the fin-shaped active region and to form at least one curved sidewall portion proximate the top surface of the fin-shaped active region. The oxidation barrier layer has a height sufficient to reduce oxidation on the sidewalls of the fin-shaped active region about halfway between the top surface and a base of the fin-shaped active region. Related devices are also discussed.Type: GrantFiled: December 23, 2004Date of Patent: November 20, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Woo Oh, Dong-Gun Park, Dong-Won Kim, Yong-Kyu Lee
-
Patent number: 7274053Abstract: A fin-type field effect transistor (FinFET) has a fin having a center channel portion, end portions comprising source and drain regions, and channel extensions extending from sidewalls of the channel portion of the fin. The structure also includes a gate insulator covering the channel portion and the channel extensions, and a gate conductor on the gate insulator. The channel extensions increase capacitance of the channel portion of the fin.Type: GrantFiled: November 5, 2004Date of Patent: September 25, 2007Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, Edward J. Nowak
-
Publication number: 20070218620Abstract: A method and device providing a strained Si film with reduced defects is provided, where the strained Si film forms a fin vertically oriented on a surface of a non-conductive substrate. The strained Si film or fin may form a semiconductor channel having relatively small dimensions while also having few defects. The strained Si fin is formed by growing Si on the side of a relaxed SiGe block. A dielectric gate, such as, for example, an oxide, a high “k” material, or a combination of the two, may be formed on a surface of the strained Si film. Additionally, without substantially affecting the stress in the strained Si film, the relaxed SiGe block may be removed to allow a second gate oxide to be formed on the surface previously occupied by the relaxed SiGe block.Type: ApplicationFiled: May 29, 2007Publication date: September 20, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huilong ZHU, Steven BEDELL, Bruce DORIS, Ying ZHANG
-
Patent number: 7271025Abstract: An imager pixel utilizing a silicon-on-insulator substrate, a photodiode in said substrate below the buried oxide, and a dual contact to said photodiode and methods of forming said imager pixel. The photodiode has an increased fill factor due to its increased size relative to the pixel.Type: GrantFiled: July 12, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 7244640Abstract: A method for fabricating a Finfet device with body contacts and a device fabricated using the method are provided. In one example, a silicon-on-insulator substrate is provided. A T-shaped active region is defined in the silicon layer of the silicon-on-insulator substrate. A source region and a drain region form two ends of a cross bar of the T-shaped active region and a body contact region forms a leg of the T-shaped active region. A gate oxide layer is grown on the active region. A polysilicon layer is deposited overlying the gate oxide layer and patterned to form a gate, where an end of the gate partially overlies the body contact region to complete formation of a Finfet device with body contact.Type: GrantFiled: October 19, 2004Date of Patent: July 17, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Nan Yang, Yi-Lang Chen, Hou-Yu Chen, Fu-Liang Yang, Chenming Hu
-
Patent number: 7229889Abstract: A method of metal plating a gate conductor on a semiconductor is provided. The method includes defining an organic polymer plating mandrel on the semiconductor, activating one or more sites of the organic polymer plating mandrel, and binding a seed layer to the one or more of the activated sites. A metallic conductive material can then be plated on the seed layer to form the gate conductor. Semiconductor devices having a gate conductor plated thereon to a width of between about 1 to about 7 nanometers are also provided.Type: GrantFiled: March 10, 2005Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventors: Steven J. Holmes, Charles W. Koburger, III, David V. Horak, Toshiharu Furukawa, Mark C. Hakey
-
Patent number: 7229867Abstract: A substrate supporting a portion of a semiconductor material is used to produce a field-effect transistor. A portion of a temporary material lies between the portion of semiconductor material and the substrate. A gate is formed, which comprises an upper part in rigid connection with the portion of semiconductor material, and at least one bearing part settled on the substrate. The temporary material is removed and replaced with an electrically insulating material. During removal and replacement of the temporary material, the portion of semiconductor material is held in place relative to the substrate by the gate.Type: GrantFiled: February 3, 2005Date of Patent: June 12, 2007Assignee: STMicroelectronics SAInventors: Thomas Skotnicki, Daniel Chanemougame, Stephane Monfray
-
Patent number: 7224033Abstract: A part of the gate of a FINFET is replaced with a stress material to apply stress to the channel of the FINFET to enhance electron and hole mobility and improve performance. The FINFET has a SiGe/Si stacked gate, and before silicidation the SiGe part of the gate is selectively etched to form a gate gap that makes the gate thin enough to be fully silicidated. After silicidation, the gate-gap is filled with a stress nitride film to create stress in the channel and enhance the performance of the FINFET.Type: GrantFiled: February 15, 2005Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: Huilong Zhu, Bruce B. Doris
-
Patent number: 7187046Abstract: A method of forming a FINFET CMOS device structure featuring an N channel device and a P channel device formed in the same SOI layer, has been developed. The method features formation of two parallel SOI fin type structures, followed by gate insulator growth on the sides of the SOI fin type structures, and definition of a conductive gate structure formed traversing the SOI fin type structures while interfacing the gate insulator layer. A doped insulator layer of a first conductivity type is formed on the exposed top surfaces of a first SOI fin type shape, while a second doped insulator layer of a second conductivity type is formed on the exposed top surfaces of the second SOI fin type shape.Type: GrantFiled: April 26, 2004Date of Patent: March 6, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Cheng Wu, Shye-Lin Wu
-
Patent number: 7176092Abstract: A method for forming a gate electrode for a multiple gate transistor provides a doped, planarized gate electrode material which may be patterned using conventional methods to produce a gate electrode that straddles the active area of the multiple gate transistor and has a constant transistor gate length. The method includes forming a layer of gate electrode material having a non-planar top surface, over a semiconductor fin. The method further includes planarizing and doping the gate electrode material, without doping the source/drain active areas, then patterning the gate electrode material. Planarization of the gate electrode material may take place prior to the introduction and activation of dopant impurities or it may follow the introduction and activation of dopant impurities. After the gate electrode is patterned, dopant impurities are selectively introduced to the semiconductor fin to form source/drain regions.Type: GrantFiled: April 16, 2004Date of Patent: February 13, 2007Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yee-Chia Yeo, Hao-Yu Chen, Fu-Liang Yang, Chenming Hu
-
Patent number: 7176067Abstract: A method of forming a fin field effect transistor on a semiconductor substrate includes forming an active region in the substrate, forming an epitaxial layer on the active region, and removing a portion of the epitaxial layer to form a vertical fin on the active region. The fin has a width that is narrower than a width of the active region. Removing a portion of the epitaxial layer may include oxidizing a surface of the epitaxial layer and then removing the oxidized surface of the epitaxial layer to decrease the width of the fin. The epitaxial layer may be doped in situ before removing a portion of the epitaxial layer. The method further includes forming a conductive layer on a top surface and on sidewalls of the fin. Related transistors are also discussed.Type: GrantFiled: June 16, 2004Date of Patent: February 13, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: In-Soo Jung, Deok-Hyung Lee, Si-Young Choi, Byeong-Chan Lee, Yong-Hoon Son
-
Patent number: 7122871Abstract: Integrated circuit field effect transistors include an integrated circuit substrate and a fin that projects away from the integrated circuit substrate, extends along the integrated circuit substrate, and includes a top that is remote from the integrated circuit substrate. A channel region is provided in the fin that is doped a conductivity type and has a higher doping concentration of the conductivity type adjacent the top than remote from the top. A source region and a drain region are provided in the fin on opposite sides of the channel region, and an insulated gate electrode extends across the fin adjacent the channel region. Related fabrication methods also are described.Type: GrantFiled: March 16, 2004Date of Patent: October 17, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-Hyung Lee, Byeong-Chan Lee, Si-Young Choi, Taek-Jung Kim, Yong-Hoon Son, In-Soo Jung
-
Patent number: 7074662Abstract: A method of forming a fin field effect transistor on a semiconductor substrate includes forming a vertical fin protruding from the substrate. A buffer oxide liner is formed on a top surface and on sidewalls of the fin. A trench is then formed on the substrate, where at least a portion of the fin protrudes from a bottom surface of the trench. The trench may be formed by forming a dummy gate on at least a portion of the fin, forming an insulation layer on the fin surrounding the dummy gate, and then removing the dummy gate to expose the at least a portion of the fin, such that the trench is surrounded by the insulation layer. The buffer oxide liner is then removed from the protruding portion of the fin, and a gate is formed in the trench on the protruding portion of the fin.Type: GrantFiled: June 16, 2004Date of Patent: July 11, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-Hyung Lee, Si-Young Choi, Byeong-Chan Lee, Yong-Hoon Son, In-Soo Jung