Manufacture Of Electrodes On Semiconductor Bodies Using Processes Or Apparatus Other Than Epitaxial Growth, E.g., Coating, Diffusion, Or Alloying, Or Radiation Treatment (epo) Patents (Class 257/E21.476)
E Subclasses
-
Publication number: 20110312127Abstract: An object is to provide a method for manufacturing a semiconductor device including an oxide semiconductor and having improved electric characteristics. The semiconductor device includes an oxide semiconductor film, a gate electrode overlapping the oxide semiconductor film, and a source electrode and a drain electrode electrically connected to the oxide semiconductor film. The method includes the steps of forming a first insulating film including gallium oxide over and in contact with the oxide semiconductor film; forming a second insulating film over and in contact with the first insulating film; forming a resist mask over the second insulating film; forming a contact hole by performing dry etching on the first insulating film and the second insulating film; removing the resist mask by ashing using oxygen plasma; and forming a wiring electrically connected to at least one of the gate electrode, the source electrode, and the drain electrode through the contact hole.Type: ApplicationFiled: June 9, 2011Publication date: December 22, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Akihiro Ishizuka, Yutaka Yonemitsu, Shinya Sasagawa
-
Publication number: 20110309502Abstract: According to one embodiment, a semiconductor device includes a first semiconductor element, a first electrode, a ball part, a second electrode, and a wire. The first electrode is electrically connected to the first semiconductor element. The ball part is provided on the first electrode. The wire connects the ball part and the second electrode. A thickness of a turned-back portion at an end of the wire on a side opposite to the second electrode is smaller than a diameter of the wire.Type: ApplicationFiled: March 21, 2011Publication date: December 22, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Yuichi SANO, Takashi Imoto, Naoto Takebe, Katsuhiro Ishida, Tomomi Honda, Yasushi Kumagai
-
Patent number: 8080860Abstract: A semiconductor device comprises an active region including a core circuit forming region and a buffer forming region, and a fuse element forming region arranged on a corner of the active region and to be able to be electrically fused. It is possible to arrange the fuse element without forming the fuse in the core circuit forming region by arranging the fuse element forming region at the corner of the active region.Type: GrantFiled: May 22, 2008Date of Patent: December 20, 2011Assignee: Renesas Electronics CorporationInventor: Hiroyuki Furukawa
-
Publication number: 20110304027Abstract: A semiconductor chip includes: a device layer having a first surface and a second surface facing away from the first surface, and possessing conductive patterns, which are formed in the first surface such that at least portions of the conductive patterns are exposed on the first surface, and bonding pads, which are formed on the second surface, are electrically connected. An insulation layer pattern, formed on the first surface of the device layer, has via holes which expose the conductive patterns, and through electrodes are formed in the via holes to be electrically connected with the exposed conductive patterns.Type: ApplicationFiled: February 28, 2011Publication date: December 15, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jin Hui LEE, Hyeong Seok CHOI
-
Publication number: 20110297930Abstract: A TFT display panel having a high charge mobility and making it possible to obtain uniform electric characteristics with respect to a large-area display is provided as well as a manufacturing method thereof. A TFT display panel includes a gate electrode formed on an insulation substrate, a first gate insulting layer formed of SiNx on the gate electrode, a second gate insulting layer formed of SiOx on the first gate insulting layer, an oxide semiconductor layer formed to overlap the gate electrode and having a channel part, and a passivation layer formed of SiOx on the oxide semiconductor layer and the gate electrode, and the passivation layer includes a contact hole exposing the drain electrode. The contact hole has a shape in which the passivation layer of a portion directly exposed together with a metal occupies an area smaller than the upper passivation layer.Type: ApplicationFiled: June 1, 2011Publication date: December 8, 2011Inventors: Seung-Ha CHOI, Kyoung-Jae Chung, Woo-Geun Lee
-
Patent number: 8071478Abstract: A method of controlling the resistivity and morphology of a tungsten film is provided, comprising depositing a first film of a bulk tungsten layer on a substrate during a first deposition stage by (i) introducing a continuous flow of a reducing gas and a pulsed flow of a tungsten-containing compound to a process chamber to deposit tungsten on a surface of the substrate, (ii) flowing the reducing gas without flowing the tungsten-containing compound into the chamber to purge the chamber, and repeating steps (i) through (ii) until the first film fills vias in the substrate surface, increasing the pressure in the process chamber, and during a second deposition stage after the first deposition stage, depositing a second film of the bulk tungsten layer by providing a flow of reducing gas and tungsten-containing compound to the process chamber until a second desired thickness is deposited.Type: GrantFiled: December 15, 2009Date of Patent: December 6, 2011Assignee: Applied Materials, Inc.Inventors: Kai Wu, Amit Khandelwal, Averginos V. Gelatos
-
Patent number: 8058647Abstract: An object is to increase field effect mobility of a thin film transistor including an oxide semiconductor. Another object is to stabilize electrical characteristics of the thin film transistor. In a thin film transistor including an oxide semiconductor layer, a semiconductor layer or a conductive layer having higher electrical conductivity than the oxide semiconductor is formed over the oxide semiconductor layer, whereby field effect mobility of the thin film transistor can be increased. Further, by forming a semiconductor layer or a conductive layer having higher electrical conductivity than the oxide semiconductor between the oxide semiconductor layer and a protective insulating layer of the thin film transistor, change in composition or deterioration in film quality of the oxide semiconductor layer is prevented, so that electrical characteristics of the thin film transistor can be stabilized.Type: GrantFiled: November 9, 2009Date of Patent: November 15, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideaki Kuwabara, Kengo Akimoto, Toshinari Sasaki
-
Patent number: 8058169Abstract: An interconnection architecture, for a semiconductor device (having regions arranged to include at least an inner region, an intermediate region located at least aside the inner region, and an outer region located at least on a side of the intermediate region opposite to the inner region, includes: one or more pairs of first and second signal lines, each pair extending from the inner region into the intermediate region; first portions and second portions of the first and second signal lines being parallel, respectively, the first portions being located in the inner region; the first and second portion of at least the first signal line not being collinear; and an intra-pair line-spacing, d(i), for each pair including the following magnitudes, d2 in the inner region, and d2? in the intermediate region, where d2<d2?.Type: GrantFiled: June 18, 2007Date of Patent: November 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jaeman Yoon, Yungi Kim, Kangyoon Lee, Youngwoong Son
-
Publication number: 20110272696Abstract: A thin film transistor panel includes a substrate, a light blocking layer on the substrate, a first protective film on the light blocking layer, a first electrode and a second electrode on the first protective film, an oxide semiconductor layer on a portion of the first protective film exposed between the first electrode and the second electrode, an insulating layer, a third electrode overlapping with the oxide semiconductor layer and on the insulating layer, and a fourth electrode on the insulating layer. The light blocking layer includes first sidewalls, and the first protective film includes second sidewalls. The first and the second sidewalls are disposed along substantially the same line.Type: ApplicationFiled: April 22, 2011Publication date: November 10, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hye-Young RYU, Jin-Won LEE, Woo-Geun LEE, Hee-Jun BYEON, Xun ZHU
-
Patent number: 8053365Abstract: Novel low-resistivity tungsten film stack schemes and methods for depositing them are provided. The film stacks include a mixed tungsten/tungsten-containing compound (e.g., WC) layer as a base for deposition of tungsten nucleation and/or bulk layers. According to various embodiments, these tungsten rich layers may be used as barrier and/or adhesion layers in tungsten contact metallization and bitlines. Deposition of the tungsten-rich layers involves exposing the substrate to a halogen-free organometallic tungsten precursor. The mixed tungsten/tungsten carbide layer is a thin, low resistivity film with excellent adhesion and a good base for subsequent tungsten plug or line formation.Type: GrantFiled: December 21, 2007Date of Patent: November 8, 2011Assignee: Novellus Systems, Inc.Inventors: Raashina Humayun, Kaihan Ashtiani, Karl B. Levy
-
Publication number: 20110266537Abstract: The present invention generally relates to thin film transistors (TFTs) and methods of making TFTs. The active channel of the TFT may comprise one or more metals selected from the group consisting of zinc, gallium, tin, indium, and cadmium. The active channel may also comprise nitrogen and oxygen. To protect the active channel during source-drain electrode patterning, an etch stop layer may be deposited over the active layer. The etch stop layer prevents the active channel from being exposed to the plasma used to define the source and drain electrodes. The etch stop layer and the source and drain electrodes may be used as a mask when wet etching the active material layer that is used for the active channel.Type: ApplicationFiled: July 14, 2011Publication date: November 3, 2011Applicant: APPLIED MATERIALS, INC.Inventor: Yan Ye
-
Publication number: 20110263082Abstract: In a manufacturing process of a bottom-gate transistor including an oxide semiconductor film, dehydration or dehydrogenation through heat treatment and oxygen doping treatment are performed. A transistor including an oxide semiconductor film subjected to dehydration or dehydrogenation through heat treatment and oxygen doping treatment can be a highly reliable transistor having stable electric characteristics in which the amount of change in threshold voltage of the transistor between before and after the bias-temperature stress (BT) test can be reduced.Type: ApplicationFiled: April 21, 2011Publication date: October 27, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei Yamazaki
-
Publication number: 20110260171Abstract: A semiconductor device using an oxide semiconductor, with stable electric characteristics and high reliability. In a process for manufacturing a bottom-gate transistor including an oxide semiconductor film, dehydration or dehydrogenation is performed by heat treatment and oxygen doping treatment is performed. The transistor including the oxide semiconductor film subjected to the dehydration or dehydrogenation by the heat treatment and the oxygen doping treatment is a transistor having high reliability in which the amount of change in threshold voltage of the transistor by the bias-temperature stress test (BT test) can be reduced.Type: ApplicationFiled: April 21, 2011Publication date: October 27, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei Yamazaki
-
Patent number: 8043952Abstract: Provided is a method of forming an aluminum oxide layer and a method of manufacturing a charge trap memory device using the same. The method of forming an aluminum oxide layer may include forming an amorphous aluminum oxide layer on an underlying layer, forming a crystalline auxiliary layer on the amorphous aluminum oxide layer, and crystallizing the amorphous aluminum oxide layer. Forming the crystalline auxiliary layer may include forming an amorphous auxiliary layer on the amorphous aluminum oxide layer; and crystallizing the amorphous auxiliary layer.Type: GrantFiled: May 22, 2008Date of Patent: October 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-moo Choi, Kwang-soo Seol, Woong-chul Shin, Sang-jin Park, Eun-ha Lee, Jung-hun Sung
-
Publication number: 20110253998Abstract: A plasma hydrogenated region in the dielectric layer of a semiconductor thin film transistor (TFT) structure improves the stability of the TFT. The TFT is a multilayer structure including an electrode, a dielectric layer disposed on the electrode, and a metal oxide semiconductor on the dielectric. Exposure of the dielectric layer to a hydrogen containing plasma prior to deposition of the semiconductor produces a plasma hydrogenated region at the semiconductor-dielectric interface. The plasma hydrogenated region incorporates hydrogen which decreases in concentration from semiconductor/dielectric interface into the bulk of one or both of the dielectric layer and the semiconductor layer.Type: ApplicationFiled: December 4, 2009Publication date: October 20, 2011Inventors: Steven D. Theiss, David H. Redinger
-
Patent number: 8039289Abstract: Multi-zone, solar cell diffusion furnaces having a plurality of radiant element (SiC) or/and high intensity IR lamp heated process zones, including baffle, ramp-up, firing, soaking and cooling zone(s). The transport of solar cell wafers, e.g., silicon, selenium, germanium or gallium-based solar cell wafers, through the furnace is implemented by use of an ultra low-mass, wafer transport system comprising laterally spaced shielded metal bands or chains carrying non-rotating alumina tubes suspended on wires between them. The wafers rest on raised circumferential standoffs spaced laterally along the alumina tubes, which reduces contamination. The bands or chains are driven synchronously at ultra-low tension by a pin drive roller or sprocket at either the inlet or outlet end of the furnace, with appropriate tensioning systems disposed in the return path. The high intensity IR flux rapidly photo-radiation conditions the wafers so that diffusion occurs >3× faster than conventional high-mass thermal furnaces.Type: GrantFiled: April 16, 2010Date of Patent: October 18, 2011Assignee: TP Solar, Inc.Inventors: Richard W. Parks, Luis Alejandro Rey Garcia, Peter G. Ragay
-
Patent number: 8039382Abstract: The present invention relates to a method for forming self-aligned metal silicide contacts over at least two silicon-containing semiconductor regions that are spaced apart from each other by an exposed dielectric region. Preferably, each of the self-aligned metal silicide contacts so formed comprises at least nickel silicide and platinum silicide with a substantially smooth surface, and the exposed dielectric region is essentially free of metal and metal silicide. More preferably, the method comprises the steps of nickel or nickel alloy deposition, low-temperature annealing, nickel etching, high-temperature annealing, and aqua regia etching.Type: GrantFiled: August 12, 2009Date of Patent: October 18, 2011Assignee: International Business Machines CorporationInventors: Sunfei Fang, Randolph F. Knarr, Mahadevaiyer Krishnan, Christian Lavoie, Renee T. Mo, Balasubramanian Pranatharthiharan, Jay W. Strane
-
Patent number: 8035191Abstract: A contact efuse structure includes a silicon layer and a contact contacting the silicon layer with one end. When a voltage is applied to the contact, a void is formed at the end of the contact, and thus the contact is open. Such structure may be utilized in an efuse device or a read only memory. A method of making a contact efuse device and a method of making a read only memory are also disclosed.Type: GrantFiled: December 2, 2008Date of Patent: October 11, 2011Assignee: United Microelectronics Corp.Inventors: Yung-Chang Lin, Kuei-Sheng Wu, San-Fu Lin, Hui-Shen Shih
-
Patent number: 8034717Abstract: In order to prevent the contamination of wafers made of a transition metal in a semiconductor mass production process, the mass production method of a semiconductor integrated circuit device of the invention comprises the steps of depositing an Ru film on individual wafers passing through a wafer process, removing the Ru film from outer edge portions of a device side and a back side of individual wafers, on which said Ru film has been deposited, by means of an aqueous solution containing orthoperiodic acid and nitric acid, and subjecting said individual wafers, from which said Ru film has been removed, to a lithographic step, an inspection step or a thermal treating step that is in common use relation with a plurality of wafers belonging to lower layer steps (an initial element formation step and a wiring step prior to the formation of a gate insulating film).Type: GrantFiled: September 10, 2008Date of Patent: October 11, 2011Assignees: Renesas Electronics Corporation, Hitachi ULSI Co., Ltd.Inventors: Takuya Futase, Tomonori Saeki, Mieko Kashi
-
Publication number: 20110244679Abstract: Contact elements in the contact level of a semiconductor device may be formed on the basis of a selective deposition technique, such as electroless plating, wherein an efficient planarization of the contact level is achieved without subjecting the contact elements to undue mechanical stress. In some illustrative embodiments, an overfilling of the contact openings may be reliably avoided and the planarization of the surface topography is accomplished on the basis of a non-critical polishing process. In other cases, electrochemical etch techniques are applied in combination with a conductive sacrificial current distribution layer in order to remove any excess material of the contact elements without inducing undue mechanical stress.Type: ApplicationFiled: December 8, 2010Publication date: October 6, 2011Applicant: GLOBALFOUNDRIES Inc.Inventors: Axel Preusse, Norbert Schroeder, Uwe Stoeckgen
-
Publication number: 20110237025Abstract: In a transistor including an oxide semiconductor film, a metal oxide film for preventing electrification which is in contact with the oxide semiconductor film and covers a source electrode and a drain electrode is formed. Then, oxygen is introduced (added) to the oxide semiconductor film through the metal oxide film and heat treatment is performed. Through these steps of oxygen introduction and heat treatment, impurities such as hydrogen, moisture, a hydroxyl group, or hydride are intentionally removed from the oxide semiconductor film, so that the oxide semiconductor film is highly purified. Further, by providing the metal oxide film, generation of a parasitic channel on a back channel side of the oxide semiconductor film can be prevented in the transistor.Type: ApplicationFiled: March 25, 2011Publication date: September 29, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei Yamazaki
-
Publication number: 20110233735Abstract: A semiconductor wafer includes: a first semiconductor chip area formed with a semiconductor element; a second semiconductor chip area formed with a semiconductor element; and a scribe area sandwiched between the first and second semiconductor chip areas; wherein: the first semiconductor chip area includes a first metal ring surrounding the semiconductor element formed in the first semiconductor chip area; and the metal ring is constituted of a plurality of metal layers including a lower metal layer and an upper metal layer superposed upon the lower metal layer, and the upper metal layer is superposed upon the lower metal layer in such a manner that an outer side wall of the upper metal layer is flush with the outer side wall of the lower metal layer or is at an inner position of the first semiconductor chip area relative to the outer side wall of the lower metal layer.Type: ApplicationFiled: February 15, 2011Publication date: September 29, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Kazutaka Yoshizawa, Taiji Ema
-
Publication number: 20110237065Abstract: Soldering flux includes: a solvent of which solubility in water is more than 0.01% by weight and less than 6.8% by weight; an organic acid component; and amine counteracting the organic acid component. A solubility of the amine in water is more than 5.0% by weight, and the amine is able to be linked to a conductive metal via a coordination linkage. A solder bump is formed by heating a solder ball with the soldering flux. The residue of the flux on the surface of the solder bump has water solubility, and is easily eliminated. Further, the conductive metal coordinated to the amine is deposited on the surface of the solder bump by water washing. As a result, when testing the semiconductor device having the solder bump 7 by a contact pin contacting with the solder bump, the contact pin is prevented from contamination, the contact pin is certainly contacted with the solder bump, and the semiconductor device is accurately tested.Type: ApplicationFiled: March 22, 2011Publication date: September 29, 2011Inventor: Fumiyoshi KAWASHIRO
-
Publication number: 20110233749Abstract: A semiconductor device package and a method of fabricating the same are disclosed. The semiconductor device package includes a substrate, a first chip, a jumper chip, a plurality of first bonding wires and a plurality of second bonding wires. The substrate has a plurality of contact pads. The first chip is disposed and electrically connected to the substrate via the first bonding wires. The jumper chip is disposed on the first chip and has a plurality of metal pads. Each of the metal pads is electrically connected to two contact pads of the substrate via two second bonding wires, respectively.Type: ApplicationFiled: March 29, 2010Publication date: September 29, 2011Inventors: Hsiao-Chuan CHANG, Tsung-Yueh TSAI, Yi-Shao LAI, Jiunn CHEN, Ming-Hsiang CHENG
-
Patent number: 8026169Abstract: Data retention in flash memory devices, such as mirrorbit devices, is improved by reducing the generation and/or diffusion of hydrogen ions during back end processing, such as annealing inlaid Cu. Embodiments include annealing inlaid Cu in an N2 atmosphere containing low H2 or no H2, and at temperatures less than 200° C., e.g., 100° C. to 150° C.Type: GrantFiled: November 6, 2006Date of Patent: September 27, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Lu You, Alexander Nickel, Minh Q. Tran, Minh-Van Ngo, Hieu Pham, Erik Wilson, Hirokazu Tokuno, Amir Hossein Jafarpour, Inkuk Kang, Robert Huertas
-
Patent number: 8021904Abstract: Contacting materials and methods for forming ohmic contact to the N-face polarity surfaces of Group-III nitride based semiconductor materials, and devices fabricated using the methods. One embodiment of a light emitting diode (LED) a Group-III nitride active epitaxial region between two Group-III nitride oppositely doped epitaxial layers. The oppositely doped layers have alternating face polarities from the Group III and nitrogen (N) materials, and at least one of the oppositely doped layers has an exposed surface with an N-face polarity. A first contact layer is included on and forms an ohmic contact with the exposed N-face polarity surface. In one embodiment, the first contact layer comprises indium nitride.Type: GrantFiled: January 31, 2008Date of Patent: September 20, 2011Assignee: Cree, Inc.Inventor: Ashay Chitnis
-
Publication number: 20110221068Abstract: An interconnect structure including: at least one first substrate, whereof at least one first face is made integral with at least one face of at least one second substrate, at least one blind via passing through the first substrate and emerging at the first face of the first substrate and at a second face, opposite the first face, of the first substrate, at least one electric contact arranged against said face of the second substrate and opposite the blind via, and/or against the first face and/or against the second face of the first substrate, at least one channel putting the blind via in communication with an environment outside the interconnect structure and/or with at least one cavity formed in the interconnect structure, and extending substantially parallel to one of said faces of the first or second substrate.Type: ApplicationFiled: February 22, 2011Publication date: September 15, 2011Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE. ALT.Inventors: Damien SAINT-PATRICE, Sébastien Bolis, Fabrice Jacquet
-
Publication number: 20110220909Abstract: There is provided a backplane for an organic electronic device. The backplane has a TFT substrate having a multiplicity of electrode structures thereon. There are spaces around the electrode structures and a layer of inorganic filler in the spaces. The thickness of the layer of inorganic filler is the same as the thickness of the electrode structures.Type: ApplicationFiled: December 4, 2009Publication date: September 15, 2011Applicant: E.I. DU PONT DE NEMOURS AND COMPANYInventors: Matthew Stainer, Yaw-Ming A. Tsai
-
Publication number: 20110217840Abstract: A method for fabricating an integrated circuit comprises forming a low-k dielectric layer over a semiconductor substrate, etching the low-k dielectric layer to form an opening, and treating the low-k dielectric layer with a gaseous organic chemical to cause a reaction between the low-k dielectric layer and the gaseous organic chemical. The gaseous organic chemical is free from silicon.Type: ApplicationFiled: May 13, 2011Publication date: September 8, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Chi Ko, Chia-Cheng Chou, Keng-Chu Lin, Tien-I Bao, Chen-Hua Yu
-
Publication number: 20110215331Abstract: An object of the present invention to provide a highly reliable semiconductor device. Another object is to provide a manufacturing method of a highly reliable semiconductor device. Still another object is to provide a semiconductor device having low power consumption. Yet another object is to provide a manufacturing method of a semiconductor device having low power consumption. Furthermore, another object is to provide a semiconductor device which can be manufactured with high mass productivity. Another object is to provide a manufacturing method of a semiconductor device which can be manufactured with high mass productivity. An impurity remaining in an oxide semiconductor layer is removed so that the oxide semiconductor layer is purified to have an extremely high purity. Specifically, after adding a halogen element into the oxide semiconductor layer, heat treatment is performed to remove an impurity from the oxide semiconductor layer. The halogen element is preferably fluorine.Type: ApplicationFiled: February 25, 2011Publication date: September 8, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Hideyuki KISHIDA
-
Patent number: 8013401Abstract: A method for carrying out a replacement metal gate process comprises providing a transistor in a reactor, wherein the transistor includes a gate stack, removing at least a portion of the gate stack to expose a surface of a barrier layer, causing a temperature of the reactor be less than or equal to 150° C., introducing methylpyrrolidine:alane (MPA) proximate to the surface of the barrier layer, and carrying out a CVD process to deposit aluminum metal on the barrier layer using a bottom-up deposition mechanism.Type: GrantFiled: March 15, 2007Date of Patent: September 6, 2011Assignee: Intel CorporationInventors: Adrien R. Lavoie, Mark Doczy
-
Patent number: 8012875Abstract: In some embodiments, a workpiece-surface-influencing device preferentially contacts the top surface of the workpiece, to chemically modify the surface at desired field areas of the workpiece without affecting the surfaces of cavities or recesses in the field areas. The device includes a substance which is chemically reactive with material forming the workpiece surface. The substance can be in the form of a thin film or coating which contacts the surface of the workpiece to chemically modify that surface. The workpiece-surface-influencing device can be in the form of a solid state applicator such as a roller or a semi-permeable membrane. In some other embodiments, the cavities are filled with material that prevents surface modification of the cavity surfaces while allowing modification of the field areas, or which encourages surface modification of the cavity surfaces while preventing modification of the field areas. The modified surface facilitates selective deposition of materials on the workpiece.Type: GrantFiled: April 9, 2010Date of Patent: September 6, 2011Assignee: IPGRIP, LLCInventor: Vladislav Vasilev
-
Publication number: 20110204370Abstract: Provided are a thin-film transistor (TFT) substrate, a method of manufacturing the same, and a display device including the same. The TFT substrate includes a gate electrode formed on a substrate, a gate insulating layer formed on the gate electrode, an oxide semiconductor pattern formed on the gate insulating layer, a source electrode formed on the oxide semiconductor pattern, a drain electrode formed on the oxide semiconductor pattern to face the source electrode, and a pixel electrode formed on the gate insulating layer.Type: ApplicationFiled: February 15, 2011Publication date: August 25, 2011Inventors: Kap-Soo Yoon, Woo-Geun Lee, Bong-Kyun Kim, Sung-Hoon Yang, Ki-Won Kim, Hyun-Jung Lee
-
Publication number: 20110207269Abstract: A transistor is manufactured by a method including: forming a first wiring layer; forming a first insulating film to cover the first wiring layer; forming a semiconductor layer over the first insulating film; forming a conductive film over the semiconductor layer; and performing at least two steps of etching on the conductive film to form second wiring layers which are apart from each other, wherein the two steps of etching include at least a first etching process performed under the condition that the etching rate for the conductive film is higher than the etching rate for the semiconductor layer, and a second etching process performed under the condition that the etching rates for the conductive film and the semiconductor layer are higher than those of the first etching process.Type: ApplicationFiled: February 14, 2011Publication date: August 25, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shinya SASAGAWA, Masashi TSUBUKU, Hitoshi NAKAYAMA, Daigo SHIMADA
-
Publication number: 20110198556Abstract: A nonvolatile semiconductor memory device in accordance with an embodiment comprises a lower electrode layer, a variable resistance layer, and an upper electrode layer. The lower electrode layer is provided over a substrate. The variable resistance layer is provided on the lower electrode layer and is configured such that an electrical resistance of the variable resistance layer can be changed. The upper electrode layer is provided on the variable resistance layer. The variable resistance layer comprises a carbon nanostructure and metal atoms. The carbon nanostructure is stacked to have a plurality of gaps. The metal atoms are diffused into the gaps.Type: ApplicationFiled: February 2, 2011Publication date: August 18, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuhiko YAMAMOTO, Takuya Konno
-
Publication number: 20110201198Abstract: A method of forming metal films includes preparing a substrate, on which an insulating layer and a metal layer formed of a first metal are exposed; and forming a metal capping layer by supplying an organic precursor of a second metal onto the substrate to deposit the second metal simultaneously on the insulating layer and the metal layer, wherein the second metal capping layer has different thicknesses on the insulating layer and the metal layer.Type: ApplicationFiled: November 29, 2010Publication date: August 18, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eun-ji JUNG, Woong-hee SOHN, Su-kyoung KIM, Gil-heyun CHOI, Byung-hee KIM
-
Patent number: 7999389Abstract: A via hole structure and a manufacturing method thereof are provided. The via hole structure is disposed on a substrate. The substrate has a through hole, which passes through the substrate from a top surface to a bottom surface. The via hole structure comprises a conductive layer, several first conductive lines and several second conductive lines. The conductive layer having several conductive sections is disposed on the inner wall of the through hole. The first conductive lines are adjacent to the top surface for connecting the top ends of the conductive sections. The second conductive lines are adjacent to the bottom surface for connecting the bottom ends of the conductive sections. The conductive sections, the first conductive lines and the second conductive lines are serially connected to form a three-dimension layout.Type: GrantFiled: December 27, 2007Date of Patent: August 16, 2011Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Guo-Cheng Liao
-
THIN FILM TRANSISTOR, METHOD OF MANUFACTURING THE SAME AND FLAT PANEL DISPLAY DEVICE HAVING THE SAME
Publication number: 20110193083Abstract: A thin film transistor (TFT) using an oxide semiconductor as an active layer, a method of manufacturing the TFT, and a flat panel display device having the TFT include source and drain electrodes formed on a substrate; an active layer formed of an oxide semiconductor disposed on the source and drain electrodes; a gate electrode; and an interfacial stability layer formed on at least one of top and bottom surfaces of the active layer. In the TFT, the interfacial stability layer is formed of an oxide having a band gap of 3.0 to 8.0eV. Since the interfacial stability layer has the same characteristics as a gate insulating layer and a passivation layer, chemically high interface stability is maintained. Since the interfacial stability layer has a band gap equal to or greater than that of the active layer, charge trapping is physically prevented.Type: ApplicationFiled: April 21, 2011Publication date: August 11, 2011Applicant: SAMSUNG MOBILE DISPLAY CO., LTD.Inventors: Min-Kyu KIM, Jong-Han JEONG, Tae-Kyung AHN, Jae-Kyeong JEONG, Yeon-Gon MO, Jin-Seong PARK, Hyun-Joong CHUNG, Kwang-Suk KIM, Hui-Won YANG -
Publication number: 20110186989Abstract: A semiconductor device includes a solder bump overlying and electrically connected to a pad region, and a metal cap layer formed on at least a portion of the solder bump. The metal cap layer has a melting temperature greater than the melting temperature of the solder bump.Type: ApplicationFiled: September 16, 2010Publication date: August 4, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Li Hsiao, Chen-Hua Yu, Shin-Puu Jeng, Chih-Hang Tung, Cheng-Chang Wei
-
Publication number: 20110175236Abstract: An embodiment of the invention provides a chip package, which includes a substrate having an upper surface and a lower surface, a chip disposed in or on the substrate, a pad disposed in or on the substrate and electrically connected to the chip, a hole extending from the lower surface toward the upper surface, exposing the pad, wherein a lower opening of the hole near the lower surface has a width that is shorter than that of an upper opening of the hole near the upper surface, an insulating layer located overlying a sidewall of the hole, and a conducting layer located overlying the insulating layer and electrically connected to the pad.Type: ApplicationFiled: January 20, 2011Publication date: July 21, 2011Inventors: Bai-Yao LOU, Tsang-Yu Liu, Long-Sheng Yeou
-
Patent number: 7982215Abstract: An object of the invention is to provide a TFT substrate and a method for producing a TFT substrate which is capable of drastically reducing the production cost by decreasing the number of steps in the production process and improving production yield. A TFT substrate includes: a substrate; a gate electrode and a gate wire formed above the substrate; a gate insulating film formed above the gate electrode and the gate wire; a first oxide layer formed above the gate insulating film which is formed at least above the gate electrode; and a second oxide layer formed above the first oxide layer; wherein at least a pixel electrode is formed from the second oxide layer.Type: GrantFiled: October 2, 2006Date of Patent: July 19, 2011Assignee: Idemitsu Kosan Co., Ltd.Inventors: Kazuyoshi Inoue, Koki Yano, Nobuo Tanaka, Tokie Tanaka, legal representative
-
Patent number: 7977764Abstract: A semiconductor device that includes a metal fuse which may be used for redundancy or trimming, allowing for adjustment in the characteristics of a circuit. The fuse includes a disconnecting metal, a plurality of metal-vias that are connected under respective ends of the disconnecting metal, and a plurality of interconnections that connect to the disconnecting metal through respective metal-vias. The disconnecting metal is disconnected by a laser exposure and the metal-vias are located inside of the spot diameter of the laser used for the laser exposure, and are spaced apart from a side surface of the disconnecting metal. The disconnecting metal is formed of a material having a melting point and a boiling point that is lower than the melting point and boiling point of the metal-vias.Type: GrantFiled: June 25, 2008Date of Patent: July 12, 2011Assignee: Ricoh Company, Ltd.Inventor: Masaya Ohtsuka
-
Publication number: 20110163455Abstract: A method for forming a tunnel junction (TJ) circuit, the method includes forming a bottom wiring layer; forming a plurality of TJs contacting the bottom wiring layer; forming a plurality of tunnel junction vias (TJVs) simultaneously with the formation of the plurality of TJs, the TJVs contacting the bottom wiring layer; and forming a top wiring layer contacting the plurality of TJs and the plurality of TJVs. A circuit comprising a plurality of tunnel junctions (TJs) includes a bottom wiring layer contacting the plurality of TJs, the bottom wiring layer further contacting a plurality of tunnel junction vias (TJVs), wherein the plurality of TJs and the plurality of TJVs comprise the same material; and a top wiring layer contacting the plurality of TJs and the plurality of TJVs.Type: ApplicationFiled: January 6, 2010Publication date: July 7, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Michael C. Gaidis
-
Publication number: 20110163309Abstract: An organic light-emitting display device includes a substrate, a plurality of thin-film transistors on the substrate, each thin-film transistor including an active layer, a planarization layer on the thin-film transistors, a first electrode on the planarization layer and electrically connected to a thin-film transistor, and an ion blocking layer on the planarization layer, the ion blocking layer overlapping the active layer.Type: ApplicationFiled: October 29, 2010Publication date: July 7, 2011Inventors: Chaun-Gi Choi, Ki-Ju Im, Hui-Won Yang
-
Publication number: 20110159618Abstract: A method for manufacturing an oxide thin film transistor includes the steps of forming an oxide semiconductor active layer by a deposition process. In the deposition process, a total flow rate of a gas is more than 100 standard cubic centimeters per minute and an electric power is in a range from 1.5 kilowatts to 10 kilowatts. The oxide thin film transistor manufactured by the above methods has advantages of low leakage currents, high electron mobility, and excellent temperature stability. The present invention also provides a method for manufacturing a display device. The display quality of the display device can be improved.Type: ApplicationFiled: February 3, 2010Publication date: June 30, 2011Inventors: Ted-Hong Shinn, Henry Wang, Fang-An Shu, Yao-Chou Ysai
-
Publication number: 20110147734Abstract: Provided are a transistor, a method of manufacturing the transistor, and an electronic device including the transistor. The transistor may include a gate insulator of which at least one surface is treated with plasma. The surface of the gate insulator may be an interface that contacts a channel layer. The interface may be treated with plasma by using a fluorine (F)-containing gas, and thus may include fluorine (F). The interface treated with plasma may suppress the characteristic variations of the transistor due to light.Type: ApplicationFiled: June 14, 2010Publication date: June 23, 2011Inventors: Sang-wook Kim, Sun-il Kim, Chang-jung Kim, Jae-chul Park
-
Publication number: 20110147471Abstract: A semiconductor wafer with rear side identification and to a method for producing the same is disclosed. In one embodiment, the rear side identification has a multiplicity of information regarding the monocrystalline and surface and also rear side constitution. A multiplicity of semiconductor device positions arranged in rows and columns are provided on the top side of the semiconductor wafer, an information chip being arranged at an exposed semiconductor device position, the information chip having at least the information of the rear side identification.Type: ApplicationFiled: February 28, 2011Publication date: June 23, 2011Applicant: INFINEON TECHNOLOGIES AGInventors: Stephan Bradl, Rainer Holmer
-
Publication number: 20110147863Abstract: A semiconductor device includes: a sensor element having a plate shape with a surface and including a sensor structure disposed in a surface portion of the sensor element; and a plate-shaped cap element bonded to the surface of the sensor element. The cap element has a wiring pattern portion facing the sensor element. The wiring pattern portion connects an outer periphery of the surface of the sensor element and the sensor structure so that the sensor structure is electrically coupled with an external element via the outer periphery. The sensor element does not have a complicated multi-layered structure, so that the sensor element is simplified. Further, the dimensions of the device are reduced.Type: ApplicationFiled: February 28, 2011Publication date: June 23, 2011Applicant: DENSO CORPORATIONInventors: Tetsuo FUJII, Kazuhiko Sugiura
-
Publication number: 20110151663Abstract: A method for forming a via, comprising (a) providing a structure comprising a mask (210) disposed on a semiconductor substrate (203), wherein the structure has an opening (215) defined therein which extends through the mask and into the substrate, and wherein the mask comprises a first electrically conductive layer; (b) depositing a second electrically conductive layer (219) such that the second conductive layer is in electrical contact with the first conductive layer, the second conductive layer having a first portion which extends over the surfaces of the opening and a second portion which extends over a portion of the mask adjacent to the opening; (c) removing the second portion of the second conductive layer; and (d) depositing a first metal (221) over the first portion of the second conductive layer.Type: ApplicationFiled: March 4, 2011Publication date: June 23, 2011Inventors: Ritwik Chatterjee, Eddie Acosta, Sam S. Garcia, Varughese Mathew
-
Patent number: 7964499Abstract: Solar cells include a substrate having a light collecting surface thereon and a P-N rectifying junction within the substrate. The P-N rectifying junction includes a base region of first conductivity type (e.g., p-type) and a semiconductor layer of second conductivity type extending between the base region and the light collecting surface. A trench is also provided, which extends through the semiconductor layer and into the base region. First and second electrodes are provided adjacent the light collecting surface. The first electrode is electrically coupled to the semiconductor layer and the second electrode is electrically coupled to the base region, at a location adjacent a bottom of the trench.Type: GrantFiled: May 8, 2009Date of Patent: June 21, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-Gi Kim, Sang-Ho Kim, Doo-Youl Lee