Attaching Or Detaching Leads Or Other Conductive Members, To Be Used For Carrying Current To Or From Device In Operation (epo) Patents (Class 257/E21.506)
-
Patent number: 11908820Abstract: An apparatus, comprising an integrated circuit (IC) package having at least one solder bond pad, a die having at least one solder bond pad, wherein the die is bonded to the IC package by at least one solder joint between the at least one solder bond pad of the die, and the at least one solder bond pad of the IC package, and an underfill material between the IC package and the die, wherein the at least one solder joint is embedded in the underfill material, and wherein the at least one solder joint comprises a first metallurgy and a second metallurgy.Type: GrantFiled: February 9, 2022Date of Patent: February 20, 2024Assignee: Intel CorporationInventor: Chandramouleeswaran Subramani
-
Patent number: 10325873Abstract: A chip-stack structure including a first chip and a second chip located on the first chip is provided. The first chip includes a first substrate, a first interconnect structure, a first pad, and a first contact conductor. The first interconnect structure is located on a first surface of the first substrate. The first pad is located on the first interconnect structure. The first contact conductor is located in the first substrate and exposed on a second surface of the first substrate opposite to the first surface. The second chip includes a second substrate, a second interconnect structure, a second pad, and a second contact conductor. The second interconnect structure is located on the second substrate. The second pad is located on the second interconnect structure. The second contact conductor is located in the second substrate, wherein the first contact conductor is directly physically in contact with the second pad.Type: GrantFiled: August 9, 2017Date of Patent: June 18, 2019Assignee: United Microelectronics Corp.Inventor: Ming-Tse Lin
-
Patent number: 9806057Abstract: A chip arranging method for arranging a plurality of chips on a wafer includes a groove forming step of forming a plurality of intersecting grooves that mark off each of chip placement regions on the front surface side of the wafer, a liquid supplying step of supplying a liquid to the chip placement regions, a chip placing step of placing the chips on the liquid to position the chips in the chip placement regions by the surface tension of the liquid after carrying out the liquid supplying step, and a liquid removing step of removing the liquid to arrange the plurality of chips on the wafer after carrying out the chip placing step.Type: GrantFiled: March 10, 2015Date of Patent: October 31, 2017Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Patent number: 9665122Abstract: A semiconductor package includes a printed circuit board (PCB), a chip bonded to the PCB, a mold protecting the chip and exposing a backside surface of the chip, via openings extending in the mold to expose first contacts bonded to the PCB, and at least one first marking inscribed in a marking region of the mold between the backside surface of the chip and the vias. The mold has an exposed molded underfill (eMUF) structure covering the sides of the chip while exposing the backside surface of the chip. A PoP package includes a top package stacked on and electrically connected to the semiconductor package.Type: GrantFiled: September 4, 2015Date of Patent: May 30, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Heung Kyu Kwon, Hae Gu Lee, Byeong Yeon Cho
-
Patent number: 9034697Abstract: A method for fabricating a semiconductor package is disclosed that includes providing a supply of lead elements, mounting a plurality of the lead elements on a lead frame until a predetermined number of lead elements are placed on the lead frame, and connecting other components on the lead frame to the lead elements.Type: GrantFiled: July 14, 2011Date of Patent: May 19, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Zhiwei Gong, Jianwen Xu, Wei Gao, Scott M. Hayes
-
Patent number: 9029928Abstract: A semiconductor device includes a wafer having a frontside and a backside. The wafer is formed from at least one integrated circuit chip having an electrical connection frontside co-planar with the wafer frontside and a backside co-planar with the wafer backside. A passive component including at least one conductive plate and a dielectric plate is positioned adjacent the integrated circuit chip. An encapsulation block embeds the integrated circuit chip and the passive component, the block having a frontside co-planar with the wafer frontside and a backside co-planar with the wafer backside. An electrical connection is made between the electrical connection frontside and the passive component. That electrical connection includes connection lines placed on the wafer frontside and wafer backside. The electrical connection further includes at least one via passing through the encapsulation block.Type: GrantFiled: July 11, 2011Date of Patent: May 12, 2015Assignee: STMicroelectronics (Grenoble 2) SASInventors: Laurent Marechal, Yvon Imbs, Romain Coffy
-
Patent number: 9018742Abstract: An electronic device includes a semiconductor chip. A contact element, an electrical connector, and a dielectric layer are disposed on a first surface of a conductive layer facing the semiconductor chip. A first conductive member is disposed in a first recess of the dielectric layer. The first conductive member electrically connects the contact element of the semiconductor chip with the conductive layer. A second conductive member is disposed in a second recess of the dielectric layer. The second conductive member electrically connects the conductive layer with the electrical connector.Type: GrantFiled: January 19, 2012Date of Patent: April 28, 2015Assignee: Infineon Technologies AGInventors: Ivan Nikitin, Joachim Mahler
-
Patent number: 8994161Abstract: Some embodiments have a semiconductor chip supported above a substrate, a filler layer encapsulating the semiconductor chip, a heat sink; and through contacts extending upwardly from the substrate nearly to an upper surface of the filler layer. In some embodiments of electronic packages, the through contacts separated from the heat sink by a trench cut into the upper surface of the filler layer, the through contacts intersecting one wall of the trench and the heat sink intersecting the other wall of the trench an electronic semiconductor package. A method of forming the package and a lead frame are also disclosed.Type: GrantFiled: January 2, 2007Date of Patent: March 31, 2015Assignee: Infineon Technologies AGInventors: Michael Ahr, Bakuri Lanchava
-
Patent number: 8981573Abstract: Some embodiments of the invention include a connecting structure between a support and at least one die attached to the support. The die includes a number of die bond pads on a surface of the die. The connecting structure includes a plurality of via and groove combinations. Conductive material is formed in the via and groove combinations to provide connection between the die bond pads and bond pads on the support. Other embodiments are described and claimed.Type: GrantFiled: August 19, 2013Date of Patent: March 17, 2015Assignee: Intel CorporationInventors: Jiamiao Tang, Henry Xu, Shinichi Sakamoto
-
Patent number: 8980687Abstract: A method of manufacturing a semiconductor device includes providing a transfer foil. A plurality of semiconductor chips is placed on and adhered to the transfer foil. The plurality of semiconductor chips adhered to the transfer foil is placed over a multi-device carrier. Heat is applied to laminate the transfer foil over the multi-device carrier, thereby accommodating the plurality of semiconductor chips between the laminated transfer foil and the multi-device carrier.Type: GrantFiled: February 8, 2012Date of Patent: March 17, 2015Assignee: Infineon Technologies AGInventors: Ivan Nikitin, Stefan Landau, Joachim Mahler, Alexander Heinrich, Ralf Wombacher
-
Patent number: 8975734Abstract: A semiconductor package without a chip carrier formed thereon and a fabrication method thereof. A metallic carrier is half-etched to form a plurality of grooves and metal studs corresponding to the grooves. The grooves are filled with a first encapsulant and a plurality of bonding pads are formed on the metal studs. The first encapsulant is bonded with the metal studs directly. Each of the bonding pads and one of the metal studs corresponding to the bonding pad form a T-shaped structure. Therefore, bonding force between the metal studs and the first encapsulant is enhanced such that delamination is avoided. Die mounting, wire-bonding and molding processes are performed subsequently. Since the half-etched grooves are filled with the first encapsulant, the drawback of having pliable metallic carrier that makes transportation difficult to carry out as encountered in prior techniques is overcome, and the manufacturing cost is educed by not requiring the use of costly metals as an etching resist layer.Type: GrantFiled: December 14, 2010Date of Patent: March 10, 2015Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Yueh-Ying Tsai, Fu-Di Tang, Chien-Ping Huang, Chun-Chi Ke
-
Patent number: 8970012Abstract: A semiconductor device is provided, including a semiconductor substrate that includes a semiconductor; an electrode layer formed above a first surface side inside the semiconductor substrate; a conductor layer formed above the electrode layer and above the first surface of the semiconductor substrate; a hole formed through the semiconductor substrate from a second surface of the semiconductor substrate to the conductor layer; and a wiring layer that is electrically connected to the electrode layer via the conductor layer at an end portion of the vertical hole, and that extends to the second surface of the semiconductor substrate, the wiring layer being physically separated from the electrode layer by an insulating layer disposed therebetween.Type: GrantFiled: April 24, 2014Date of Patent: March 3, 2015Assignee: Sony CorporationInventor: Masaya Nagata
-
Patent number: 8969135Abstract: A semiconductor device includes a lead frame having a down bond area, a die attach area and a dam formed between the down bond area and the die attach area. A bottom of the dam is attached on a surface of the lead frame. The dam prevents contamination of the down bond area from die attach material, which may occur during a die attach process.Type: GrantFiled: November 11, 2013Date of Patent: March 3, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Peng Liu, Qingchun He, Zhaobin Qi, Liqiang Xu, Tong Zhao
-
Patent number: 8963333Abstract: Some embodiments of the invention include a connecting structure between a support and at least one die attached to the support. The die includes a number of die bond pads on a surface of the die. The connecting structure includes a plurality of via and groove combinations. Conductive material is formed in the via and groove combinations to provide connection between the die bond pads and bond pads on the support. Other embodiments are described and claimed.Type: GrantFiled: August 19, 2013Date of Patent: February 24, 2015Assignee: Intel CorporationInventors: Jiamiao Tang, Henry Xu, Shinichi Sakamoto
-
Patent number: 8933545Abstract: A double-side exposed semiconductor device includes an electric conductive first lead frame attached on top of a thermal conductive but electrical nonconductive second lead frame and a semiconductor chip flipped and attached on top of the first lead frame. The gate and source electrodes on top of the flipped chip form electrical connections with gate and source pins of the first lead frame respectively. The flipped chip and center portions of the first and second lead frames are then encapsulated with a molding compound, such that the heat sink formed at the center of the second lead frame and the drain electrode at bottom of the semiconductor chip are exposed on two opposite sides of the semiconductor device. Thus, heat dissipation performance of the semiconductor device is effectively improved without increasing the size of the semiconductor device.Type: GrantFiled: April 18, 2013Date of Patent: January 13, 2015Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yuping Gong, Yan Xun Xue
-
Patent number: 8889488Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a substrate, a semiconductor element, a package body and a conductive part. The substrate has an electrical contact. The semiconductor element is disposed on the substrate. The package body covers the semiconductor element and defines a through hole from which the electrical contact is exposed. Wherein, the package body includes a resin body and a plurality of fiber layers. The fiber layers are disposed in the resin body and define a plurality of fiber apertures which is arranged as an array. The conductive part is electrically connected to the substrate through the through hole.Type: GrantFiled: September 3, 2013Date of Patent: November 18, 2014Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Shin-Hua Chao, Chao-Yuan Liu, Hui-Ying Hsieh, Chih-Ming Chung
-
Patent number: 8890322Abstract: A semiconductor apparatus including a semiconductor substrate having a first principal surface on which an electric circuit is formed and a second principal surface opposed to the first principal surface, and a through hole that penetrates the first principal surface and the second principal surface, a multilayered wiring layer having a plurality of conductive wiring layers connected to the electric circuit and a plurality of inter-layer insulating layers having an insulating layer opening of a same size and at a same position as a through hole opening which is an opening of the first principal surface of the through hole, an electrode pad that covers the insulating layer opening connected to the conductive wiring layer and a lead-out wiring layer having a through wiring layer connected to the electrode pad formed inside the through hole and a connection wiring layer formed integral with the through wiring layer.Type: GrantFiled: March 1, 2010Date of Patent: November 18, 2014Assignee: Olympus CorporationInventor: Takatoshi Igarashi
-
Patent number: 8860206Abstract: A multi-chip electronic package and methods of manufacture are provided. The method includes adjusting a piston position of one or more pistons with respect to one or more chips on a chip carrier. The adjusting includes placing a chip shim on the chips and placing a seal shim between a lid and the chip carrier. The seal shim is thicker than the chip shim. The adjusting further includes lowering the lid until the pistons contact the chip shim. The method further includes separating the lid and the chip carrier and removing the chip shim and the seal shim. The method further includes dispensing thermal interface material on the chips and lowering the lid until a gap filled with the thermal interface material is about a particle size of the thermal interface material. The method further includes sealing the lid to the chip carrier with sealant.Type: GrantFiled: September 30, 2013Date of Patent: October 14, 2014Assignee: International Business Machines CorporationInventors: Kamal K. Sikka, Hilton T. Toy, Krishna R. Tunga, Jeffrey A. Zitz
-
Patent number: 8860071Abstract: In one embodiment, a semiconductor module includes a leadframe having a first side and an opposite second side. A semiconductor chip is disposed over the first side of the leadframe. A switching element is disposed under the second side of the leadframe. In another embodiment, a method of forming a semiconductor module includes providing a semiconductor device having a leadframe. A semiconductor chip is disposed over a first side of the leadframe. A switching element is attached at an opposite second side of the leadframe.Type: GrantFiled: June 21, 2012Date of Patent: October 14, 2014Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8859335Abstract: A method for alignment of a first substrate coupled to a second substrate includes determining an inclination angle for the first substrate or the second substrate due to warpage. The method includes determining a joint height difference based on the inclination angle and configuring a size for one or more bond pads based on the joint height difference.Type: GrantFiled: November 2, 2012Date of Patent: October 14, 2014Assignee: Fujitsu LimitedInventors: Michael G. Lee, Chihiro Uchibori
-
Patent number: 8860079Abstract: Semiconductor packages and methods of forming a semiconductor package are disclosed. The method includes providing at least one die having first and second surfaces. The second surface of the die includes a plurality of conductive pads. A permanent carrier is provided and the at least one die is attached to the permanent carrier. The first surface of the at least one die is facing the permanent carrier. A cap having first and second surfaces is formed to encapsulate the at least one die. The first surface of the cap contacts the permanent carrier and the second surface of the cap is disposed at a different plane than the second surface of the die.Type: GrantFiled: May 9, 2012Date of Patent: October 14, 2014Assignee: United Test and Assembly Center Ltd.Inventors: Catherine Bee Liang Ng, Kriangsak Sae Le, Chuen Khiang Wang, Nathapong Suthiwongsunthorn
-
Patent number: 8847383Abstract: An integrated circuit package strip employs a stiffener layer that houses a passive electronic component to maintain mechanical properties when a thinner substrate is used. The use of either a retention wall or a stiffener allows for the manufacture of these integrated circuit package using strip, matrix, or array technology where a larger board with a plurality of integrated circuit packages is produced industrially and then cut to individual units.Type: GrantFiled: February 1, 2012Date of Patent: September 30, 2014Assignee: ATI Technologies ULCInventors: Neil R. McLellan, Vincent K. Chan, Roden R. Topacio, III
-
Patent number: 8829684Abstract: An integrated circuit package has a host integrated circuit with an active front side that is surface-mounted on a support and an inactive backside. Conductive pathways extend between the front and back sides of the integrated circuit. A redistribution layer on the back side of the host integrated circuit provides conductive traces and contact pads. The traces of the redistribution layer establish connection between the conductive pathways and the contact pads. At least one additional component is surface-mounted on the back side of the host integrated circuit by electrical connection to the contact pads of the redistribution layer to provide a compact three-dimensional structure. In an alternative embodiment, the additional components can be mounted on the active side.Type: GrantFiled: November 20, 2013Date of Patent: September 9, 2014Assignee: Microsemi Semiconductor LimitedInventors: Piers Tremlett, Michael Anthony Higgins, Martin McHugh
-
Patent number: 8828795Abstract: A semiconductor package includes a base substrate, a semiconductor chip mounted on the base substrate and including bonding pads, first and second connection terminals disposed adjacent to the semiconductor chip on the base substrate and electrically connected to the bonding pads, a first ball land disposed on the base substrate and electrically connected to the first connection terminal, a second ball land spaced apart from the connection terminals, the first ball land disposed between the second ball land and at least one of the first and second connection terminals, a first insulating layer covering the first ball land but exposing at least a part of the second ball land, and a first conductive wire extending onto the first insulating layer and connecting the second connection terminal to the second ball land.Type: GrantFiled: September 14, 2012Date of Patent: September 9, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Gui Jo, Ji-Yong Park, Kwangjin Bae, Soyoung Lim
-
Patent number: 8822325Abstract: A chip package and a fabrication method thereof are provided according to an embodiment of the invention. The chip package includes a semiconductor substrate containing a chip and having a device area and a peripheral bonding pad area. A plurality of conductive pads is disposed at the peripheral bonding pad area and a passivation layer is formed over the semiconductor substrate to expose the conductive pads. An insulating protective layer is formed on the passivation layer at the device area. A packaging layer is disposed over the insulating protective layer to expose the conductive pads and the passivation layer at the peripheral bonding pad area. The method includes forming an insulating protective layer to cover a plurality of conductive pads during a cutting process and removing the insulating protective layer on the conductive pads through an opening of a packaging layer.Type: GrantFiled: August 2, 2013Date of Patent: September 2, 2014Inventors: Ching-Yu Ni, Chia-Ming Cheng, Nan-Chun Lin
-
Patent number: 8822273Abstract: A semiconductor package and a method for making the same are provided. In the method, a clip is used to conduct a lead frame and at least one chip. The clip has at least one second connection segment, at least one third connection segment, and at least one intermediate connection segment. The second connection segment is electrically connected to a second conduction region of the chip and a second pin of the lead frame respectively, and the third connection segment is electrically connected to a third conduction region of the chip and a third pin of the lead frame respectively. The intermediate connection segment connects the at least one second connection segment and the at least one third connection segment, and is removed in a subsequent process. Thereby, the present invention does not need to use any gold wire, which effectively saves the material cost and the processing time.Type: GrantFiled: September 9, 2011Date of Patent: September 2, 2014Assignee: Vishay-SiliconixInventors: Frank Kuo, Suresh Belani
-
Patent number: 8815649Abstract: The present invention features a method for fabricating a lead-frame package, having a first, second, third and fourth electrically conductive structures with a pair of semiconductor dies disposed therebetween defining a stacked structure. The first and second structures are spaced-apart from and in superimposition with the first structure. A semiconductor die is disposed between the first and second structures. The semiconductor die has contacts electrically connected to the first and second structures. A part of the third structure lies in a common plane with a portion of the second structure. The third structure is coupled to the semiconductor die.Type: GrantFiled: July 15, 2013Date of Patent: August 26, 2014Assignee: Alpha & Omega Semiconductor CorporationInventors: Jun Lu, Ming Sun, Yueh-Se Ho, Kai Liu, Lei Shi
-
Patent number: 8810017Abstract: A method of manufacture of an integrated circuit package system includes: attaching a first die to a first die pad; connecting electrically a second die to the first die through a die interconnect positioned between the first die and the second die; connecting a first lead adjacent the first die pad to the first die; connecting a second lead to the second die, the second lead opposing the first lead and adjacent the second die; and providing a molding material around the first die, the second die, the die interconnect, the first lead and the second lead, with a portion of the first lead exposed.Type: GrantFiled: June 28, 2012Date of Patent: August 19, 2014Assignee: STATS ChipPAC Ltd.Inventors: Zigmund Ramirez Camacho, Dioscoro A. Merilo, Henry Descalzo Bathan, Lionel Chien Hui Tay
-
Patent number: 8809974Abstract: In some embodiments, a semiconductor package can include: (a) a base having a cavity; (b) an interposer coupled to the base and at least partially over the cavity such that the interposer and the base form a back chamber, the interposer has a first opening into the back chamber; (c) a micro-electro-mechanical system device located over the interposer at the first opening; and (d) a lid coupled to the base. Other embodiments also are disclosed.Type: GrantFiled: February 26, 2010Date of Patent: August 19, 2014Assignee: Ubotic Intellectual Property Company LimitedInventors: Chi Kwong Lo, Lik Hang Wan, Ming Wa Tam
-
Patent number: 8796833Abstract: A solder bump structure for a ball grid array (BGA) includes at least one under bump metal (UBM) layer and a solder bump formed over the at least one UBM layer. The solder bump has a bump width and a bump height and the ratio of the bump height over the bump width is less than 1.Type: GrantFiled: August 10, 2012Date of Patent: August 5, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jung-Hua Chang, Cheng-Lin Huang, Jing-Cheng Lin
-
Patent number: 8790965Abstract: Some exemplary embodiments of high voltage cascoded III-nitride semiconductor package utilizing clips on a package support surface have been disclosed. One exemplary embodiment comprises a III-nitride transistor attached to a package support surface and having an anode of a diode stacked over a source of the III-nitride transistor, a first conductive clip coupled to a gate of the III-nitride transistor and the anode of the diode, and a second conductive clip coupled to a drain of the III-nitride transistor. The conductive clips are connected to the package support surface and expose respective flat portions that are surface mountable. In this manner, reduced package footprint, improved surge current capability, and higher performance may be achieved compared to conventional wire bonded packages. Furthermore, since a low cost printed circuit board (PCB) may be utilized for the package support surface, expensive leadless fabrication processes may be avoided for cost effective manufacturing.Type: GrantFiled: September 26, 2013Date of Patent: July 29, 2014Assignee: International Rectifier CorporationInventors: Chuan Cheah, Dae Keun Park
-
Patent number: 8785244Abstract: Wafer level packaging using a lead-frame. When used to package two or more chips, a final product having QFN package-like finish. The final product will also have a performance rivaling or exceeding that of a corresponding monolithic chip because of the very close connection of the two or more chips and the ability to tailor the fabrication processing of each chip to only that required for the devices on that chip. The wafer level packaging can also be used to package monolithic chips, as well as chips having active devices on one chip and passive devices on a second chip. Various exemplary embodiments are disclosed.Type: GrantFiled: November 29, 2012Date of Patent: July 22, 2014Assignee: Maxim Integrated Products, Inc.Inventor: Ahmad R. Ashrafzadeh
-
Patent number: 8785248Abstract: Wafer level packaging using a lead-frame. When used to package two or more chips, a final product having QFN package-like finish. The final product will also have a performance rivaling or exceeding that of a corresponding monolithic chip because of the very close connection of the two or more chips and the ability to tailor the fabrication processing of each chip to only that required for the devices on that chip. The wafer level packaging can also be used to package monolithic chips, as well as chips having active devices on one chip and passive devices on a second chip. Various exemplary embodiments are disclosed.Type: GrantFiled: January 9, 2012Date of Patent: July 22, 2014Assignee: Maxim Integrated Products, Inc.Inventor: Ahmad R. Ashrafzadeh
-
Patent number: 8779578Abstract: A multi-chip socket includes multiple cavities. The multiple cavities include support surfaces. The support surfaces may be disposed at different heights relative to a reference plane. The different heights may be based on a height of a first component to be disposed in the first cavity and a height of a second component to be disposed in a second cavity.Type: GrantFiled: June 29, 2012Date of Patent: July 15, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Kevin B. Leigh, George D. Megason
-
Patent number: 8772090Abstract: The method includes the steps of: providing a lead frame, including providing a concaved part in an upper face of a joint part of a die-pad-support lead of a lead frame for setting down a die pad and a tie-bar; bonding a semiconductor chip to a first principal face of the die pad via an adhesive-member layer; then, setting the lead frame between first and second molding dies having first and second cavities respectively so that the first and second cavities are opposed to each other, and the second principal face of the die pad faces toward the second cavity; and forming first and second resin sealed bodies on the sides of the first and second principal faces of the die pad respectively by resin sealing with the first and second molding dies clamping the tie-bar and a part of the lead frame surrounding the tie-bar.Type: GrantFiled: May 21, 2013Date of Patent: July 8, 2014Assignee: Renesas Electronics CorporationInventors: Yusuke Ota, Fukumi Shimizu
-
Patent number: 8772924Abstract: Methods of forming a microelectronic packaging structure and associated structures formed thereby are described. Those methods may include attaching a die to a carrier material, forming dielectric material surrounding the die, forming buildup layers in the dielectric material to form a coreless bumpless buildup package structure, and patterning the carrier material to form microchannel structures on the package structure.Type: GrantFiled: March 28, 2013Date of Patent: July 8, 2014Assignee: Intel CorporationInventors: Ravi Nalla, Mathew J. Manusharow
-
Patent number: 8772914Abstract: A first semiconductor chip and a second semiconductor chip are overlapped with each other in a direction in which a first multilayer interconnect layer and a second multilayer interconnect layer are opposed to each other. When seen in a plan view, a first inductor and a second inductor are overlapped. The first semiconductor chip and the second semiconductor chip have non-opposed areas which are not opposed to each other. The first multilayer interconnect layer has a first external connection terminal in the non-opposed area, and the second multilayer interconnect layer has a second external connection terminal in the non-opposed area.Type: GrantFiled: January 15, 2013Date of Patent: July 8, 2014Assignee: Renesas Electronics CorporationInventors: Yasutaka Nakashiba, Kenta Ogawa
-
Patent number: 8759157Abstract: A semiconductor device with efficient heat dissipating structures is disclosed. The semiconductor device includes a first semiconductor chip that is flip-chip mounted on a first substrate, a heat absorption portion that is formed between the first semiconductor chip and the first substrate, an outer connection portion that connects the first semiconductor chip to an external device and a heat conduction portion formed between the heat absorption portion and the outer connection portion to dissipate heat generated by the first semiconductor chip.Type: GrantFiled: August 13, 2013Date of Patent: June 24, 2014Assignee: Spansion LLCInventor: Masanori Onodera
-
Patent number: 8754513Abstract: In one embodiment, the present invention includes a lead frame for accommodating a semiconductor die. The lead frame includes a die attach pad, a first plurality of conductive finger ends, and a second plurality of conductive finger ends. The first plurality of conductive finger ends are arranged within a first elongated region. This first elongated region is located along the first edge of the die attach pad. The second plurality of conductive finger ends is arranged within a second elongated region. The second elongated region has an end adjacent to an end of the first elongated region. The second elongated region is positioned at an angle that is greater than ninety degrees from the first elongated region.Type: GrantFiled: June 16, 2009Date of Patent: June 17, 2014Assignee: Marvell International Ltd.Inventor: Chender Chen
-
Patent number: 8754453Abstract: The capacitive pressure sensor comprises: a substrate functioning as a lower electrode; a first insulating film formed on the substrate; a cavity formed on the first insulating film; a second insulating film formed on the first insulating film to have openings communicated with the cavity and to cover the cavity; a sealing film formed of a conductive material to seal the openings and to extend partially into the cavity through the openings; and an upper electrode formed on the second insulating film to be electrically separated from the sealing film and to overlap the cavity.Type: GrantFiled: July 21, 2011Date of Patent: June 17, 2014Assignee: Korea Electronics Technology InstituteInventors: Hak-In Hwang, Dae-Sung Lee, Kyu-Sik Shin
-
Patent number: 8741742Abstract: The disclosure relates to a method of fabricating an integrated circuit of CMOS technology in a semiconductor wafer comprising scribe lines. According to the disclosure, a ground contact pad of the integrated circuit is made in a scribe line of the wafer and is destroyed during a step of individualizing the integrated circuit by singulation of the wafer. A ground contact of the integrated circuit is made on the back side of the integrated circuit when it is assembled in an interconnection package.Type: GrantFiled: June 8, 2012Date of Patent: June 3, 2014Assignee: STMicroelectronics (Rousset) SASInventor: François Tailliet
-
Patent number: 8735222Abstract: In regard to a semiconductor device having a multilayered wiring board where a semiconductor chip is embedded inside, a technology which allows the multilayered wiring board to be made thinner is provided. A feature of the present invention is that, in a semiconductor device where bump electrodes are formed over a main surface (element forming surface) of a semiconductor chip embedded in a chip-embedded wiring board, an insulating film is formed over a back surface (a surface on the side opposite to the main surface) of the semiconductor chip. As a result, it becomes unnecessary to form a prepreg over the back surface of the semiconductor chip. Therefore, an effect of thinning the chip-embedded wiring board in which the semiconductor chip is embedded is obtained.Type: GrantFiled: November 6, 2012Date of Patent: May 27, 2014Assignee: Renesas Electronics CorporationInventors: Masakatsu Goto, Minoru Enomoto
-
Patent number: 8736048Abstract: A multi-chip module (MCM) structure comprises more than one semiconductor chip lying in a horizontal plane, the MCM having individual chip contact patches on the chips and a flexible heat sink having lateral compliance and extending in a plane in the MCM and secured in a heat exchange relation to the chips through the contact patches. The MCM has a mismatch between the coefficient of thermal expansion of the heat sink and the MCM and also has chip tilt and chip height mismatches. The flexible heat sink with lateral compliance minimizes or eliminates shear stress and shear strain developed in the horizontal direction at the interface between the heat sink and the chip contact patches by allowing for horizontal expansion and contraction of the heat sink relative to the MCM without moving the individual chip contact patches in a horizontal direction.Type: GrantFiled: February 16, 2012Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventor: Mark D. Schultz
-
Patent number: 8736027Abstract: A semiconductor device includes: a semiconductor substrate that includes a semiconductor; an electrode layer formed on a first surface side inside the semiconductor substrate; a frame layer laminated on the first surface of the semiconductor substrate; a conductor layer formed in an aperture portion formed by processing the semiconductor substrate and the frame layer in such a manner as to expose the electrode layer on the first surface of the semiconductor substrate; a vertical hole formed through the semiconductor substrate from a second surface of the semiconductor substrate to the conductor layer; and a wiring layer that is electrically connected to the electrode layer via the conductor layer at an end portion of the vertical hole, and that extends to the second surface of the semiconductor substrate.Type: GrantFiled: March 5, 2012Date of Patent: May 27, 2014Assignee: Sony CorporationInventor: Masaya Nagata
-
Patent number: 8728864Abstract: A portable memory card formed from a multi-die assembly, and methods of fabricating same, are disclosed. One such multi-die assembly includes an LGA SiP semiconductor package and a leadframe-based SMT package both affixed to a PCB. The multi-die assembly thus formed may be encased within a standard lid to form a completed portable memory card, such as a standard SD™ card. Test pads on the LGA SiP package, used for testing operation of the package after it is fabricated, may also be used for physically and electrically coupling the LGA SiP package to the PCB.Type: GrantFiled: November 26, 2012Date of Patent: May 20, 2014Assignee: SanDisk Technologies Inc.Inventors: Ning Ye, Robert C. Miller, Cheemen Yu, Hem Takiar, Andre McKenzie
-
Method of using bonding ball array as height keeper and paste holder in semiconductor device package
Patent number: 8722467Abstract: A die attach method for a semiconductor chip with a back metal layer located at the back surface of the semiconductor chip comprises the steps of forming a bonding ball array including a plurality of bonding balls with a same height on a die attach area at a top surface of a die paddle; depositing a die attach material in the bonding ball array area with a thickness of the die attach material equal or slightly larger than the height of the bonding ball; attaching the semiconductor chip to the die attach area at the top surface of the die paddle by the die attach material, wherein the bonding ball array controls the bond line thickness of the die attach material between the back metal layer and the top surface of the die paddle and prevents the semiconductor chip from rotating on the die attach material when it is melted.Type: GrantFiled: June 30, 2012Date of Patent: May 13, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Lei Shi, Aihua Lu, Yan Xun Xue -
Publication number: 20140124917Abstract: A method for alignment of a first substrate coupled to a second substrate includes determining an inclination angle for the first substrate or the second substrate due to warpage. The method includes determining a joint height difference based on the inclination angle and configuring a size for one or more bond pads based on the joint height difference.Type: ApplicationFiled: November 2, 2012Publication date: May 8, 2014Applicant: FUJITSU LIMITEDInventors: Michael G. Lee, Chihiro Uchibori
-
Publication number: 20140124939Abstract: A method of making an electronic device having a discrete device mounted on a surface of an electronic die with both the discrete device and the die connected by heat cured conductive ink and covered with cured encapsulant including placing the discrete device on the die; and keeping the temperature of each of the discrete device and the die below about 200° C. Also disclosed is a method of electrically attaching a discrete device to a substrate that includes placing the device on the substrate, applying conductive ink that connects at least one terminal on the device to at least one contact on the substrate and curing the conductive ink. Also disclosed is an IC package with a discrete electrical device having electrical terminals; an electrical substrate having contact pads on a surface thereof; and cured conductive ink connecting at least one of the electrical terminals with at least one of the contact pads.Type: ApplicationFiled: November 5, 2012Publication date: May 8, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Matthew David Romig, Lance Cole Wright, Leslie Edward Stark, Frank Stepniak, Sreenivasan K. Koduri
-
Patent number: 8716870Abstract: A semiconductor device package having direct write interconnections and method of manufacturing thereof is disclosed. A device package is formed by providing a substrate structure, attaching at least one device to the substrate structure that each include a substrate and one or more connection pads formed on the substrate, depositing a dielectric layer over the at least one device and onto the substrate structure by way of a direct write application, the dielectric layer including vias formed therethrough, and forming an interconnect structure on the dielectric layer that is electrically coupled to the connection pads of the at least one device, the interconnect structure extending through the vias in the dielectric layer so as to be connected to the connection pads.Type: GrantFiled: December 16, 2011Date of Patent: May 6, 2014Assignee: General Electric CompanyInventor: Arun Virupaksha Gowda
-
Publication number: 20140117523Abstract: The invention relates to a power semiconductor device and a preparation method, particularly relates to preparation of stacked dual-chip packaging structure of MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) using flip chip technology with two interconnecting plates. The first chip is flipped and attached on the base such that the first chip is overlapped with the third pin; the back metal layer of the first chip is connected to the bonding strip of the first pin through a first interconnecting plate; the second chip is flipped and attached on a main plate portion of the first interconnecting plate such that the second chip is overlapped with the fourth pin; and the back metal layer of the second chip is connected to the bonding strip of the second pin through the second interconnecting plate.Type: ApplicationFiled: October 30, 2012Publication date: May 1, 2014Inventors: Yueh-Se Ho, Yan Xun Xue, Hamza Yilmaz, Jun Lu