In Region Recessed From Surface, E.g., In Recess, Groove, Tub Or Trench Region (epo) Patents (Class 257/E21.553)
E Subclasses
-
Publication number: 20080305611Abstract: A coating composition for forming an oxide film, which can suppress the phenomenon of an increased wet etching rate caused by a part of the SOG film embedded inside a groove becoming low-density, and which can suppress the volume expansion coefficient to a low level, and a method for producing a semiconductor device using the same are provided. An oxide film is formed inside a groove by: coating a coating composition for forming an oxide film, which contains a polysilazane or a hydrogenated silsesquioxane, and a polysilane, on a substrate having a groove; and thereafter heat treatment in an oxidizing atmosphere. This method is suitable for forming a device isolation region and a wiring interlayer dielectric film.Type: ApplicationFiled: June 9, 2008Publication date: December 11, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Toshiyuki HIROTA
-
Publication number: 20080286935Abstract: A method of fabricating an isolation shallow trench contains providing a substrate with at least a deep trench, forming a cap layer on the upper portion of the deep trench, forming a crust layer on a portion of the cap layer, defining a trench extending through the cap layer and the conductive layer, and forming an isolation layer in the shallow trench.Type: ApplicationFiled: January 6, 2008Publication date: November 20, 2008Inventors: Jen-Jui Huang, Hsiu-Chun Lee, Chang-Ho Yeh
-
Patent number: 7436030Abstract: A method of fabricating and a structure of an IC incorporating strained MOSFETs on separated silicon layers are disclosed. N-channel field effect transistors (nFET) and P-channel FETs (pFET) are formed on the separated silicon layers, respectively. Shallow trench insulation (STI) regions adjacent to the nFETs and pFETs thus can be formed to induce different stress to the channel regions of the respective nFETs and pFETs. As a consequence, performance of both the nFETs and the pFETs can be improved by the STI stress. In addition, the area of the IC can also be reduced as the two silicon layers are positioned vertically relative to one another.Type: GrantFiled: August 10, 2006Date of Patent: October 14, 2008Assignee: International Business Machines CorporationInventors: Haining Yang, Thomas W. Dyer, Wai-Kin Li
-
Publication number: 20080220586Abstract: A semiconductor structure including a trench formed in a substrate and a buried isolation collar that extends about sidewalls of the trench. The buried isolation collar is constituted by an insulator formed from a buried porous region of substrate material. The porous region is formed from a buried doped region defined using masking and ion implantation or by masking the trench sidewalls and using dopant diffusion. Advantageously, the porous region is transformed to an oxide insulator by an oxidation process. The semiconductor structure may be a storage capacitor of a memory cell further having a buried plate about the trench and a capacitor node inside the trench that is separated from the buried plate by a node dielectric formed on the trench sidewalls.Type: ApplicationFiled: May 22, 2008Publication date: September 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Jack Allan Mandelman
-
Publication number: 20080213970Abstract: A process for forming a dielectric isolation structure on a silicon substrate includes forming at least one trench in the substrate, performing a high-temperature treatment in an oxidizing environment to form a first liner layer of silicon dioxide on the walls and the bottom of the trench, and performing a silicon dioxide deposition treatment to form a second liner layer on the first liner layer. A silicon nitride deposition treatment is also performed to form a third liner layer on the second liner layer. The trench is filled with isolating material.Type: ApplicationFiled: January 16, 2008Publication date: September 4, 2008Applicant: STMicroelectronics S.r.l.Inventors: Donata PICCOLO, Lorena Katia Beghin, Marcello Mariani, Chiara Savardi
-
Publication number: 20080176379Abstract: A method for forming an isolation structure in a semiconductor device including a substrate having a first region and a second region, the second region having an isolation structure formed to a larger width than a plurality of isolation structures formed in the first region, is provided. The method includes etching portions of the first and second regions of the substrate to form first and second trenches, wherein a width of the second trench is larger than that of the first trench, forming a first insulation layer to fill a portion of the first and second trenches, forming a barrier layer to fill the first and second trenches, etching portions of the first insulation layer and the barrier layer in the first region, removing the barrier layer, and forming a second insulation layer over the first insulation layer.Type: ApplicationFiled: June 28, 2007Publication date: July 24, 2008Inventor: Nam-Jae Lee
-
Publication number: 20080153254Abstract: A highly reliable semiconductor device that controls both defects and impurity diffusion and a method for manufacturing such a semiconductor device. An N+ embedment layer and an N-type epitaxial layer are formed on a main surface region of a P-type silicon substrate. An STI trench is formed in the N-type epitaxial layer. A thermal oxidation film is formed on the inner surface of the STI trench. The STI trench is filled with an HDP-NSG film. A deep trench is formed in the STI trench with a depth reaching the silicon substrate. A further thermal oxidation film is formed on the inner surface of the deep trench. The thermal oxidation film of the deep trench is thinner than that of the STI trench. A silicon oxidation film is also formed in the deep trench and filled with a polysilicon film.Type: ApplicationFiled: February 19, 2008Publication date: June 26, 2008Applicant: SANYO ELECTRIC CO., LTD.Inventor: Haruki Yoneda
-
Publication number: 20080135976Abstract: A plurality of trenches are provided in a semiconductor layer and integrated by thermal oxidation to form an insulating region having void parts therein. The thickness of the insulating region can be controlled by the depth of the trenches. This makes it possible to form the insulating region having a thickness larger than that formed by using a conventional LOCOS method, without increasing crystal defects and the like. By providing the insulating region, for example, below an electrode pad, a stray capacitance can be reduced. Moreover, the stray capacitance can be further reduced by the void parts inside the insulating region.Type: ApplicationFiled: December 5, 2007Publication date: June 12, 2008Applicants: SANYO ELECTRIC CO., LTD., SANYO SEMICONDUCTOR CO., LTD.Inventor: Keita ODAJIMA
-
Publication number: 20080124893Abstract: In a method of manufacturing a semiconductor device including a planar type transistor and a fin type transistor, a substrate having a first region and a second region is partially to form an isolation trench defining an isolation region and an active region. An insulation layer liner is formed on sidewalls of the isolation trench in the first region and the second region. An isolation layer fills an inner portion of the isolation trench. The insulation layer liner is partially removed to expose an upper surface of the substrate in the gate region of the first region, and an upper surface and sidewalls of the substrate in the gate region of the second region. A gate oxide layer and a gate electrode are formed on the exposed substrate.Type: ApplicationFiled: July 2, 2007Publication date: May 29, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Hwan Kim, Chang-Woo Oh, Yong-Lack Choi, Na-Young Kim
-
Publication number: 20080124940Abstract: A method of forming a dielectric layer is provided. A first dielectric layer is formed on a substrate having metal layers formed thereon. The first dielectric layer includes overhangs in the spaces between two neighboring metal layers and voids under the overhangs. The first dielectric layer is partially removed to cut off the overhangs and expose the voids and therefore openings are formed. A second dielectric layer is formed on the dielectric layer to fill up the opening.Type: ApplicationFiled: September 22, 2006Publication date: May 29, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsu-Sheng Yu, Shing-Ann Lo, Ta-Hung Yang
-
Publication number: 20080113484Abstract: When an isolation insulating film is formed, first, by thermal oxidation method, a silicon oxide film having a thickness of about 5 nm is formed. Next, a silicon nitride film having a thickness of about 3 nm to about 20 nm is formed. The silicon oxide film and the silicon nitride film serve as a liner film. When the silicon nitride film is formed, BTBAS is used as a growth gas, and NH3 gas is also supplied. As for conditions, the temperature of the substrate is set to be 600° C. or lower, the pressure inside the chamber is set to be 200 Pa or lower, and the flow rate of BTBAS and NH3 (NH3/BTBAS) is set to be 0.1 to 30. After forming the silicon nitride film, the silicon oxide film is formed by a high density plasma method. Then, it is flattened using a CMP method or the like.Type: ApplicationFiled: August 30, 2007Publication date: May 15, 2008Applicant: FUJITSU LIMITEDInventor: Takae SUKEGAWA
-
Patent number: 7371693Abstract: Cost is reduced and reliability is improved with a CSP type semiconductor device. A glass substrate which works as a supporting plate is bonded through an adhesive to a first surface of a semiconductor wafer on which first wirings are formed. Thickness of the semiconductor wafer is reduced by back-grinding the semiconductor wafer on a second surface of the semiconductor wafer which is opposite to the first surface of the semiconductor wafer. The semiconductor wafer is wet-etched to remove bumps and dips on the second surface of the semiconductor wafer caused during the back-grinding. Then the second surface of the semiconductor wafer is etched to form a tapered groove. The semiconductor wafer is wet-etched to reduce bumps and dips caused by the etching and round a corner of the groove. The wet-etching improves coverage of insulation film, wiring and protection film and enhances yield and reliability of the semiconductor device.Type: GrantFiled: February 24, 2004Date of Patent: May 13, 2008Assignee: Sanyo Electric Co., Ltd.Inventors: Akira Suzuki, Takashi Noma, Hiroyuki Shinogi, Yukihiro Takao, Shinzo Ishibe, Shigeki Otsuka, Keiichi Yamaguchi
-
Patent number: 7365413Abstract: Electrical interconnects with a slotting pattern are provided in the present invention. In addition, the masks for making such interconnects and semiconductor devices incorporating such interconnects are also provided in the present invention. The slotting pattern may be designed to minimize dishing effects of the interconnects as a result of planarization. Further, the slotting pattern may be designed to minimize resistance in the interconnects. For instance, the slotting pattern may include slots that are staggered, evenly aligned, or a combination of both staggered and evenly aligned. In addition, the slots may be spaced apart such that electrical paths are shorter across the interconnects. By incorporating such interconnects in semiconductor devices, better performing semiconductor devices can be realized.Type: GrantFiled: September 13, 2004Date of Patent: April 29, 2008Assignee: Altera CorporationInventors: Yaron Kretchmer, Fredrik Haghverdian
-
Patent number: 7361572Abstract: A new and improved liner modification method for a liner oxide layer in an STI trench is disclosed. According to the method, an STI trench is etched in a substrate and a liner oxide layer is formed on the trench surfaces by oxidation techniques. The method further includes pre-treatment of the trench surfaces using a nitrogen-containing gas prior to formation of the liner oxide layer, post-formation nitridation of the liner oxide layer, or both pre-treatment of the trench surfaces and post-formation nitridation of the liner oxide layer. The liner modification method of the present invention optimizes the inverse narrow width effect (INWE) and gate oxide integrity (GOI) of STI structures and prevents diffusion of dopant into the liner oxide layer during subsequent processing.Type: GrantFiled: February 17, 2005Date of Patent: April 22, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien-Hao Chen, Vincent S. Chang, Chia-Lin Chen, Tze-Liang Lee, Shih-Chang Chen
-
Publication number: 20080087981Abstract: A semiconductor device includes a semiconductor substrate formed with at least two element isolation trenches having a first opening width and a second opening width larger than the first opening width, respectively, a non-coating type silicon oxide film formed along an inner surface of each element isolation trench so as to have a film thickness equal to or larger than 23 nm, and a coating type silicon oxide film formed inside the non-coating type silicon oxide film in each element isolation trench.Type: ApplicationFiled: October 2, 2007Publication date: April 17, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Koichi Matsuno
-
Publication number: 20080090378Abstract: A method of fabricating a semiconductor device includes forming a trench in a semiconductor substrate by a reactive ion etching (RIE) method, the trench having an inner surface, treating the trench with diluted hydrofluoric acid, treating the interior of the trench by a hydrofluoric acid vapor phase cleaning (HFVPC) method, forming a high temperature oxide (HTO) film along the inner surface of the trench, and forming an element isolation insulating film inside the HTO film in the trench so that the trench is filled with the element isolation insulating film.Type: ApplicationFiled: October 5, 2007Publication date: April 17, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki Tsunoda, Masahisa Sonoda
-
Publication number: 20080081436Abstract: It is an object to provide an SOI device capable of carrying out body fixation and implementing a quick and stable operation. A gate insulating film (11) having a thickness of 1 to 5 nm is provided between a portion other than a gate contact pad (GP) of a gate electrode (12) and an SOI layer (3), and a gate insulating film (110) having a thickness of 5 to 15 nm is provided between the gate contact pad (GP) and the SOI layer (3). The gate insulating film (11) and the gate insulating film (110) are provided continuously.Type: ApplicationFiled: October 30, 2007Publication date: April 3, 2008Applicant: Renesas Technology Corp.Inventors: Shigenobu MAEDA, Takuji Matsumoto, Toshiaki Iwamatsu, Takashi Ipposhi
-
Patent number: 7314792Abstract: A method for fabricating a transistor of a semiconductor device is provided. The method includes: forming device isolation layers in a substrate including a bottom structure, thereby defining an active region; etching the active region to a predetermined depth to form a plurality of recess structures each of which has a flat bottom portion with a critical dimension (CD) larger than that of a top portion; and sequentially forming a gate oxide layer and a metal layer on the recess structures; and patterning the gate oxide layer and the metal layer to form a plurality of gate structures.Type: GrantFiled: December 30, 2005Date of Patent: January 1, 2008Assignee: Hynix Semiconductor Inc.Inventors: Myung-Ok Kim, Tae-Woo Jung, Sung-Kwon Lee, Sea-Ug Jang
-
Publication number: 20070264794Abstract: This invention includes methods of forming trench isolation. In one implementation, isolation trenches are provided within a semiconductor substrate. A liquid is deposited and solidified within the isolation trenches to form a solidified dielectric within the isolation trenches. The dielectric comprises carbon and silicon, and can be considered as having an elevationally outer portion and an elevationally inner portion within the isolation trenches. At least one of carbon removal from and/or oxidation of the outer portion of the solidified dielectric occurs. After such, the dielectric outer portion is etched selective to and effective to expose the dielectric inner portion. After the etching, dielectric material is deposited over the dielectric inner portion to within the isolation trenches.Type: ApplicationFiled: May 11, 2006Publication date: November 15, 2007Inventor: Li Li
-
Patent number: 7279396Abstract: The invention includes methods of forming trench isolation regions. In one implementation, a masking material is formed over a semiconductor substrate. The masking material comprises at least one of tungsten, titanium nitride and amorphous carbon. An opening is formed through the masking material and into the semiconductor substrate effective to form an isolation trench within semiconductive material of the semiconductor substrate. A trench isolation material is formed within the isolation trench and over the masking material outside of the trench effective to overfill the isolation trench. The trench isolation material is polished at least to an outermost surface of the at least one of tungsten, titanium nitride and amorphous carbon of the masking material. The at least one of tungsten, titanium nitride and amorphous carbon is/are etched from the substrate. Other implementations and aspects are contemplated.Type: GrantFiled: August 22, 2005Date of Patent: October 9, 2007Assignee: Micron Technology, Inc.Inventors: Garo J. Derderian, H. Montgomery Manning
-
Publication number: 20070190739Abstract: A semiconductor having an optimized insulation structure which is simple and inexpensive to produce and can be made smaller than LOCOS insulation structures is disclosed. An implantation mask on a surface of a semiconductor substrate is used to implant elements into the semiconductor substrate, which elements, on thermal activation, form an insulation region together with the further elements of the semiconductor substrate. The thermal activation is effected by means of laser irradiation, during which the semiconductor substrate is briefly melted and then recrystallizes during the subsequent cooling, so that the implanted elements form the insulation region together with the further elements of the semiconductor substrate.Type: ApplicationFiled: March 29, 2006Publication date: August 16, 2007Inventors: Markus Zundel, Norbert Krischke
-
Patent number: 7220640Abstract: Provided is a method of fabricating a recess transistor in an integrated circuit device. In the provided method, a device isolation region, which contacts to the sidewall of a gate trench and a substrate region remaining between the sidewall of the device isolation region and the sidewall of the gate trench, is etched to expose the remaining substrate region. Thereafter, the exposed portion of the remaining substrate region is removed to form a substantially flat bottom of the gate trench. The recess transistor manufactured by the provided method has the same channel length regardless of the locations of the recess transistor in an active region.Type: GrantFiled: May 19, 2004Date of Patent: May 22, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Ji-Young Kim
-
Patent number: 7199450Abstract: Sealing a via using a soventless, low viscosity, high temperature stable polymer or a high solids content polymer solution of low viscosity, where the polymeric material is impregnated within the via at an elevated temperature. A supply chamber is introduced to administer the polymeric material at an elevated temperature, typically at a temperature high enough to liquefy the polymeric material. The polymeric material is introduced through heated supply lines under force from a pump, piston, or a vacuum held within said supply chamber.Type: GrantFiled: May 13, 2005Date of Patent: April 3, 2007Assignee: International Business Machines CorporationInventors: Jon A. Casey, Michael Berger, Leena P. Buchwalter, Donald F. Canaperi, Raymond R. Horton, Anurag Jain, Eric D. Perfecto, James A. Tornello
-
Publication number: 20070032038Abstract: A method for forming a recess. The method includes providing a substrate with two protrusions having a first side wall and a second side wall opposite to the first side wall disposed above the substrate, conformally forming a mask layer on the substrate and the protrusions, tilt implanting the mask layer using a first implanting mask adjacent to the first side wall of the protrusions, removing implanted portions of the mask layer to form a patterned mask layer, and etching the substrate using the patterned mask layer, thereby forming a recess.Type: ApplicationFiled: August 2, 2005Publication date: February 8, 2007Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Pei-Ing Lee, Chung-Yuan Lee, Chien-Li Cheng
-
Patent number: 7157781Abstract: A semiconductor device having a membrane includes a semiconductor substrate, which has an active surface, and a membrane. A cavity is located between the active surface and the membrane and hermetically sealed. The membrane includes a first film, which has a through hole that extends through the first film, and a second film, which has been formed by reflowing a reflow layer made of a material that becomes viscous and reflows when heated. The through hole has been plugged by the second film.Type: GrantFiled: April 30, 2003Date of Patent: January 2, 2007Assignee: Denso CorporationInventors: Eishi Kawasaki, Hisanori Yokura, Kazuhiko Sugiura
-
Patent number: 6800917Abstract: A semiconductor device includes an elongated, blade-shaped semiconductor element isolated from a surrounding region of a semiconductor substrate by buried and side oxide layers. A polysilicon post disposed at one end of the element has a bottom portion extending through the buried oxide to contact the substrate, providing for electrical and thermal coupling between the element and the substrate and for gettering impurities during processing. A device fabrication process employs a selective silicon-on-insulator (SOI) technique including forming trenches in the substrate; passivating the upper portion of the element; and performing a long oxidation to create the buried oxide layer. A second oxidation is used to create an insulating oxide layer on the sidewalls of the semiconductor element, and polysilicon material is used to fill the trenches and to create the post.Type: GrantFiled: December 17, 2002Date of Patent: October 5, 2004Assignee: Texas Instruments IncorporatedInventors: Sheldon D. Haynie, Steven L. Merchant, Sameer P. Pendharkar, Vladimir Bolkhovsky