Abstract: A method for manufacturing a semiconductive device comprising forming a mask for a semiconductive device structure over a layer of a semiconductor substrate and partially etching the layer to form lateral and vertical surfaces. Thicknesses of one to several atomic diameters of atoms that comprise said layer are removed from the lateral surfaces and the vertical surfaces that are located under the mask to form a target dimension of a semiconductive device structure.
Abstract: Patterns are formed in a semiconductor device by defining a lower layer that includes a first region and a second region on a semiconductor substrate, forming first patterns with a first pitch that extend to the first and second regions, forming second patterns with a second pitch in the second region that are alternately arranged with the first patterns, forming a space insulating layer that covers the first and second patterns and comprises gap regions that are alternately arranged with the first patterns so as to correspond with the second patterns, forming third patterns that correspond to the second patterns in the gap regions, respectively, etching the space insulating layer between the first and second patterns and between the first and third patterns, such that the space insulating layer remains between the second patterns and the third patterns, and etching the lower layer using the first, second, and third patterns and the remaining space insulating layer between the second and third patterns as an
Type:
Grant
Filed:
December 29, 2006
Date of Patent:
September 2, 2008
Assignee:
Samsung Electronics Co., Ltd.
Inventors:
Jin-Ho Kim, Jae-Kwan Park, Dong-Hwa Kwak, Su-Jin Ahn, Yoon-Moon Park, Jue-Hwang Sim, Jang-Ho Park, Sang-Yong Park
Abstract: An electric conductive film is formed on the insulating surface of a substrate, the substrate having a trench formed on the insulating surface, and the conductive film being filled in the trench. Chemical mechanical polishing is executed to expose the insulating surface of the substrate and leave a portion of the conductive film in the trench. The surface of the substrate having the exposed conductive film in the trench and the exposed insulating surface is exposed to first liquid. After being exposed to the first liquid, the surface of the substrate is exposed to second liquid. The first liquid is either solution which contains at least one first substance selected from a first group consisting of benzotriazole, derivative of benzotriazole and interfacial active agent, or water. The second solution is solution which contains the first substance at a density higher than a density of the first liquid.
Abstract: In one embodiment, the method includes forming a first dielectric layer over a substrate, and removing a portion of the first dielectric layer over a photoactive region of the substrate to form a concavity in the first dielectric layer. An inner lens and etch stop layer are formed over the substrate simultaneously. The inner lens fills the concavity in the first dielectric layer, and the etch stop layer covers the inner lens and extends over the first dielectric layer. A second dielectric layer may be formed over the inner lens and the etch stop layer. The second dielectric layer may be formed of a different material than the etch stop layer. A cavity may be formed in the second dielectric layer over the inner lens.
Abstract: A process for forming a void-free dielectric layer is disclosed in which adjoining gate film stacks are formed on a semiconductor substrate. Each gate film stack includes a silicide layer and a hard mask that overlies the silicide layer. A first selective etch is performed so as to reduce the width of the hard mask on each of the gate film stacks, exposing portions of the top surface of the silicide layer. A second selective etch is then performed to reduce the width of the silicide layer. Spacers are then formed on opposite sides of each of the gate film stacks, and a dielectric film is formed that extends over the gate film stacks. By reducing the width of the hard mask layer and the silicide layer, gate film stacks are obtained that have reduced width near the top of each gate film stack, preventing voids from forming in the dielectric film.
Abstract: A MOSFET structure and method of forming is described. The method includes forming a metal-containing layer that is thick enough to fully convert the semiconductor gate stack to a semiconductor metal alloy in a first MOSFET type region but only thick enough to partially convert the semiconductor gate stack to a semiconductor metal alloy in a second MOSFET type region. In one embodiment, the gate stack in a first MOSFET region is recessed prior to forming the metal-containing layer so that the height of the first MOSFET semiconductor stack is less than the height of the second MOSFET semiconductor stack. In another embodiment, the metal-containing layer is thinned over one MOSFET region relative to the other MOSFET region prior to the conversion process.
Type:
Grant
Filed:
August 1, 2005
Date of Patent:
December 19, 2006
Assignee:
International Business Machines Corporation
Inventors:
Hasan M. Nayfeh, Mahender Kumar, Sunfei Fang, Jakub T Kedzierski, Cyril Cabral, Jr.
Abstract: The present invention provides a method of planarizing a substrate, the method including, forming, on the substrate, a patterned layer having a first shape associated therewith; and processing the patterned layer, with the first shape compensating for variations in the processing such that upon processing the patterned layer, the patterned layer comprises a substantially planar shape.
Abstract: Method and structure for optimizing and controlling chemical mechanical planarization are disclosed. Embodiments of the invention include planarization techniques to make nonplanar surfaces comprising alternating metal and intermetal layers. Relative protrusion dimensions and uniformity of various layers may be accurately controlled using the disclosed techniques.
Type:
Grant
Filed:
February 2, 2005
Date of Patent:
September 12, 2006
Assignee:
Intel Corporation
Inventors:
James A. Boardman, Sarah E. Kim, Paul B. Fischer, Mauro J. Kobrinsky