Memory Structures (epo) Patents (Class 257/E21.613)
-
Publication number: 20120228629Abstract: Some embodiments include thyristors having first and second electrode regions, first and second base regions, and material having a bandgap of at least 1.2 eV in at least one of the regions. The first base region is between the first electrode region and the second base region, and the second base region is between the second electrode region and the first base region. The first base region interfaces with the first electrode region at a first junction, and interfaces with the second base region at a second junction. The second base region interfaces with the second electrode region at a third junction. A gate is along the first base region, and in some embodiments does not overlap either of the first and second junctions. Some embodiments include methods of programming thyristors, and some embodiments include methods of forming thyristors.Type: ApplicationFiled: March 8, 2011Publication date: September 13, 2012Applicant: Micron Technology, Inc.Inventors: Farid Nemati, Scott T. Robins, Rajesh N. Gupta
-
Patent number: 8222106Abstract: A nonvolatile semiconductor memory device includes a semiconductor substrate, a plurality of first element isolation insulating films formed on a surface of the semiconductor substrate corresponding to a first cell array region into a band shape, a plurality of second element isolation insulating films formed on a surface of the semiconductor substrate corresponding to a second cell array region into a band shape. Each first element isolation insulating film has a level from a surface of the semiconductor substrate, the first charge storage layer has a level from the surface of the semiconductor substrate, and each second element isolation insulating film has a level from the surface of the semiconductor substrate, the level of each first element isolation insulating film being lower than the level of the first charge storage layer and higher than the level of each second element isolation insulating film.Type: GrantFiled: December 1, 2011Date of Patent: July 17, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Hiroaki Hazama
-
Patent number: 8211729Abstract: A method for making a microelectronic device comprising at least one electromechanical component provided with a mobile structure, the method comprising the steps of: forming in at least one fine semiconducting thin layer lying on a supporting layer, at least one bar bound to a block, said bar being intended to form a mobile structure of an electromechanical component, withdrawing a portion of the supporting layer under said bar, forming at least one passivation layer based on dielectric material around said bar, forming an encapsulation layer around the bar and covering said passivation layer, the method further comprising steps of: making metal contact and/or interconnection areas, and then suppressing the encapsulation layer around said bar.Type: GrantFiled: June 3, 2010Date of Patent: July 3, 2012Assignee: Commissariat a l'energie atomique et aux energies alternativesInventors: Cecilia Dupre, Philippe Robert
-
Patent number: 8211765Abstract: A non-volatile bistable nano-electromechanical switch is provided for use in memory devices and microprocessors. The switch employs carbon nanotubes as the actuation element. A method has been developed for fabricating nanoswitches having one single-walled carbon nanotube as the actuator. The actuation of two different states can be achieved using the same low voltage for each state.Type: GrantFiled: September 9, 2011Date of Patent: July 3, 2012Assignee: Northeastern UniversityInventors: Sivasubramanian Somu, Ahmed Busnaina, Nicol McGruer, Peter Ryan, George G. Adams, Xugang Xiong, Taehoon Kim
-
Patent number: 8198157Abstract: A non-volatile memory device may include a semiconductor substrate including an active region at a surface thereof, a first memory cell string on the active region, and a second memory cell string on the active region. The first memory cell string may include a first plurality of word lines crossing the active region between a first ground select line and a first string select line, and about a same first spacing may be provided between adjacent ones of the first plurality of word lines. The second memory cell string may include a second plurality of word lines crossing the active region between a second ground select line and a second string select line, and about the same first spacing may be provided between adjacent ones of the second plurality of word lines. Related methods are also discussed.Type: GrantFiled: September 20, 2011Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Sun Sel, Jung-Dal Choi, Young-Woo Park, Jin-Taek Park
-
Patent number: 8198715Abstract: A MEMS transducer includes a substrate, a membrane layer and a back-plate layer. The membrane layer is supported by the substrate. The back-plate layer is supported by the membrane layer and includes a respective sidewall portion and a respective raised portion. One or more columns, separate from the sidewall portion of the back-plate layer, connect the back-plate layer, the membrane layer and the substrate.Type: GrantFiled: September 18, 2008Date of Patent: June 12, 2012Assignee: Wolfson Microelectronics plcInventors: Richard Ian Laming, Colin Robert Jenkins
-
Patent number: 8193597Abstract: A device includes: a substrate having an aperture therethrough from a first side of the substrate to a second side of the substrate; a semiconductor die having an acoustic transducer, the semiconductor die being provided on the first side of the substrate such that the acoustic transducer is aligned with the aperture in the substrate; and a dual in-line package having a recess formed therein. The substrate is disposed such that the first side of the substrate faces the recess of the dual in-line package, and the semiconductor die is disposed between the first side of the substrate and the bottom surface of the recess in the dual in-line package.Type: GrantFiled: November 17, 2009Date of Patent: June 5, 2012Assignee: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Timothy LeClair, Bruce Beaudry
-
Publication number: 20120132881Abstract: Some embodiments include a memory device having first structures arranged in a first direction and second structures arranged in a second direction. At least one structure among the first and second structures includes a semiconductor material. The second structures contact the first structures at contact locations. A region at each of the contact locations is configured as memory element to store information based on a resistance of the region. The structures can include nanowires. Other embodiments are described.Type: ApplicationFiled: November 29, 2010Publication date: May 31, 2012Inventor: Jun Liu
-
Patent number: 8153487Abstract: A semiconductor device includes a semiconductor substrate, a first insulating film provided on the semiconductor substrate, a charge storage layer provided on the first insulating film, a second insulating film comprising a plurality of insulating films provided on the charge storage layer and comprising a nitride film as an uppermost layer, and a single-layer control gate electrode provided on the second insulating film and comprising metal silicide.Type: GrantFiled: March 10, 2010Date of Patent: April 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Wakako Takeuchi, Hiroshi Akahori, Murato Kawai
-
Patent number: 8143082Abstract: A single integrated wafer package includes a micro electromechanical system (MEMS) wafer, an active device wafer, and a seal ring. The MEMS wafer has a first surface and includes at least one MEMS component on its first surface. The active device wafer has a first surface and includes an active device circuit on its first surface. The seal ring is adjacent the first surface of the MEMS wafer such that a seal is formed about the MEMS component. An external contact is provided on the wafer package. The external contact is accessible externally to the wafer package and is electrically coupled to the active device circuit of the active device wafer.Type: GrantFiled: March 14, 2007Date of Patent: March 27, 2012Assignee: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Thomas E. Dungan, Ronald S. Fazzio
-
Patent number: 8143150Abstract: A method of fabricating a semiconductor device includes forming a well impurity region, a lower impurity region and an upper impurity region in a semiconductor substrate. The lower impurity region has a different conductivity type than a conductivity type of the well impurity region, the upper impurity region has a different conductivity type than the conductivity type of the lower impurity region, and the upper impurity region has a same conductivity type as the conductivity type of the well impurity region and has a higher impurity concentration than an impurity concentration of the well impurity region. The semiconductor substrate is etched to form lower semiconductor patterns, upper semiconductor patterns upwardly projecting from predetermined regions of the lower semiconductor patterns. An isolation layer filling the first and second spaces between the lower semiconductor patterns and between the upper semiconductor patterns, respectively is formed.Type: GrantFiled: January 17, 2011Date of Patent: March 27, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Hoon Jeong
-
Publication number: 20120070949Abstract: A method of fabricating a semiconductor device includes providing a substrate having a memory block and a logic block defined therein, forming a dummy gate pattern on the memory block; forming a first region of a first conductivity type at one side of the dummy gate pattern and a second region of a second conductivity type at the other side of the dummy gate pattern, and forming a nonvolatile memory device electrically connected to the first region.Type: ApplicationFiled: July 12, 2011Publication date: March 22, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tea-Kwang Yu, Byung-Sup Shim, Yong-Kyu Lee, Bo-Young Seo, Yong-Tae Kim
-
Publication number: 20120049245Abstract: Memory arrays and their formation are disclosed. One such memory array has first and second memory cells over a semiconductor, an air gap between the first and second memory cells, and an isolation region within the semiconductor and under the air gap so that the isolation region is aligned with the air gap.Type: ApplicationFiled: August 24, 2010Publication date: March 1, 2012Inventors: Andrew Bicksler, Chris Larsen
-
Patent number: 8093103Abstract: Stacking techniques are illustrated in example embodiments of the present invention wherein semiconductor dies are mounted in a module to become a MCM which serves as the basic building block. A combination of these modules and dies in a substrate creates a package with specific function or a range of memory capacity. Several example system configurations are provided using BGA and PGA to illustrate the stacking technique. Several pin assignment and signal routing techniques are illustrated wherein internal and external signals are routed from main board to various stacked modules. Expansion can be done both on the vertical and horizontal orientations.Type: GrantFiled: October 18, 2010Date of Patent: January 10, 2012Assignee: BiTMICRO Networks, Inc.Inventors: Rey H. Bruce, Ricardo H. Bruce, Patrick Digamon Bugayong, Joel Alonzo Baylon
-
Publication number: 20110318911Abstract: A method for forming a nonvolatile memory cell is provided that includes: (1) forming a rail-shaped first conductor above a substrate, (2) forming a rail-shaped second conductor above the first conductor, and (3) forming a substantially vertical first pillar disposed between the first conductor and the second conductor. The first pillar includes a vertically oriented p-i-n diode, and the p-i-n diode includes: (a) a bottom heavily doped region having a first conductivity type, (b) a middle intrinsic or lightly doped region, and (c) a top heavily doped region having a second conductivity type opposite the first conductivity type. The bottom heavily doped region is doped by implantation of arsenic ions and the top heavily doped region is doped by implantation of BF2 ions. Numerous additional aspects are provided.Type: ApplicationFiled: September 8, 2011Publication date: December 29, 2011Inventors: S. Brad Herner, Steven J. Radigan
-
Patent number: 8084324Abstract: A nonvolatile semiconductor memory includes a memory cell transistor including a first floating gate electrode layer formed on a first tunneling insulating film, a first inter-gate insulating film, a first and a second control gate electrode layer, and a first metallic silicide film; a high voltage transistor including a high voltage gate electrode layer formed on the high voltage gate insulating film, a second inter-gate insulating film having an aperture, a third and a fourth control gate electrode layer, and a second metallic silicide film; a low voltage transistor including a second floating gate electrode layer formed on the second tunneling insulating film, a third inter-gate insulating film having an aperture, a fifth and a sixth control gate electrode layer, and a third metallic silicide film; and a liner insulating film directly disposed on a first source and drain region of the memory cell transistor, a second source and drain region of the low voltage transistor, and a third source and drain regionType: GrantFiled: March 9, 2010Date of Patent: December 27, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kikuko Sugimae, Masayuki Ichige, Fumitaka Arai, Yasuhiko Matsunaga, Atsuhiro Sato
-
Patent number: 8080439Abstract: A method of making a phase change random access memory (PCM) device comprises forming a PCM stack that includes a heater layer, phase change material layer, and a top electrode layer. A top protection layer is formed overlying the PCM stack. The top protection layer and a first portion of the PCM stack are then patterned, wherein the first portion of the PCM stack excludes the heater layer. A sidewall protection feature is formed along a sidewall of the patterned top protection layer and first portion of the PCM stack. The heater layer is etched using (i) the sidewall protection feature and (ii) the patterned top protection layer and first portion of the PCM stack collectively as a mask to form a self-aligned heater layer bottom electrode of the PCRAM stack, thereby completing a memory bit of the PCRAM device.Type: GrantFiled: February 28, 2008Date of Patent: December 20, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Arturo M. Martinez, Jr., Rajesh A. Rao
-
Patent number: 8076198Abstract: A method of fabricating a nonvolatile memory device with a three-dimensional structure includes alternately stacking first and second material layers in two or more layers on a semiconductor substrate, forming trenches penetrating the stacked first and second material layers by performing a first etching process, and removing the second material layers exposed in the trenches by performing a second etching process. The first and second material layers are formed of materials that have the same main component but have different impurity contents, respectively.Type: GrantFiled: January 13, 2010Date of Patent: December 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hyosan Lee, Boun Yoon, Kuntack Lee, Donghyun Kim, Daehyuk Kang, Imsoo Park, Youngok Kim, Young-Hoo Kim, Sang Won Bae
-
Patent number: 8067316Abstract: A conductive paste including conductive particles each of which has a size of greater than or equal to 0.1 ?m and less than or equal to 10 ?m, a resin, and a solvent is placed over a first conductor and the solvent is vaporized. In this manner, a second conductor having the conductive particles and a memory layer including the resin between the first conductor and the conductive particles is formed.Type: GrantFiled: June 16, 2009Date of Patent: November 29, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Takaaki Nagata
-
Publication number: 20110272754Abstract: Memories and their formation are disclosed. One such memory has a first array of first memory cells extending in a first direction from a first surface of a semiconductor. A second array of second memory cells extends in a second direction, opposite to the first direction, from a second surface of the semiconductor. Both arrays may be non-volatile memory arrays. For example, one of the memory arrays may be a NAND flash memory array, while the other may be a one-time-programmable memory array.Type: ApplicationFiled: May 10, 2010Publication date: November 10, 2011Inventors: Sanh D. Tang, John Zahurak, Siddartha Kondoju, Haitao Liu, Nishant Sinha
-
Patent number: 8048747Abstract: The present disclosure fabricates an embedded metal-oxide-nitride-oxide-silicon (MONOS) memory device. The memory device is stacked with memory layers having a low aspect ratio. The memory device can be easily fabricated with only two extra masks for saving cost. The present disclosure uses a general method for mass-producing TFT and is thus fit for fabricating NAND-type or NOR-type flash memory to be used as embedded memory in a system-on-chip.Type: GrantFiled: November 2, 2010Date of Patent: November 1, 2011Assignee: National Applied Research LaboratoriesInventors: Min-Cheng Chen, Hou-Yu Chen, Chia-Yi Lin
-
Patent number: 8043882Abstract: A microminiature moving device has disposed on a single-crystal silicon substrate movable elements such as a movable rod and a movable comb electrode that are displaceable in parallel to the substrate surface and stationary parts that are fixedly secured to the single-crystal silicon substrate with an insulating layer sandwiched between. Depressions are formed in the surface regions of the single-crystal silicon substrate where no stationary parts are present and the movable parts are positioned above the depressions. The depressions form gaps large enough to prevent foreign bodies from causing shorts and malfunctioning of the movable parts.Type: GrantFiled: December 5, 2008Date of Patent: October 25, 2011Assignee: Japan Aviation Electronics Industry LimitedInventors: Keiichi Mori, Yoshichika Kato, Satoshi Yoshida, Kenji Kondou, Yoshihiko Hamada, Osamu Imaki
-
Publication number: 20110248382Abstract: A method is disclosed for forming vertical bipolar junction transistors including a regular array of base contact pillars and emitter contact pillars with a width below the minimum lithographical resolution F of the lithographic technique employed. In an embodiment, the pillar array features have a dimension of approximately F/2, though this dimension could be reduced down to other values compatible with embodiments of the invention. A storage element, such as a phase change storage element, can be formed above the regular array of base contact pillars and emitter contact pillars.Type: ApplicationFiled: December 30, 2008Publication date: October 13, 2011Inventors: Fabio Pellizzer, Marcello Mariani, Giorgio Servalli
-
Patent number: 8030635Abstract: Memory devices and methods for manufacturing are described herein. A memory device described herein includes a plurality of memory cells. Memory cells in the plurality of memory cells comprise respective bipolar junction transistors and memory elements. The bipolar junction transistors are arranged in a common collector configuration and include an emitter comprising doped polysilicon having a first conductivity type, the emitter contacting a corresponding word line in a plurality of word lines to define a pn junction. The bipolar junction transistors include a portion of the corresponding word line underlying the emitter acting as a base, and a collector comprising a portion of the single-crystalline substrate underlying the base.Type: GrantFiled: January 13, 2009Date of Patent: October 4, 2011Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Erh-Kun Lai, Bipin Rajendran, Chung Hon Lam
-
Patent number: 8021906Abstract: Disclosed are methods and microsystems for vertically through-plating (6) cover plates (5) for microsystem components (2, 2a) by means of a conductive solder glass (8). Said methods and microsystems make it possible to simplify through-plating, reduce the failure rate, and increase reliability.Type: GrantFiled: August 23, 2007Date of Patent: September 20, 2011Assignee: X-Fab Semiconductor Foundries AGInventor: Roy Knechtel
-
Patent number: 8018024Abstract: A method is described for forming a nonvolatile one-time-programmable memory cell having reduced programming voltage. A contiguous p-i-n diode is paired with a dielectric rupture antifuse formed of a high-dielectric-constant material, having a dielectric constant greater than about 8. In preferred embodiments, the high-dielectric-constant material is formed by atomic layer deposition. The diode is preferably formed of deposited low-defect semiconductor material, crystallized in contact with a silicide. A monolithic three dimensional memory array of such cells can be formed in stacked memory levels above the wafer substrate.Type: GrantFiled: November 15, 2006Date of Patent: September 13, 2011Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7960719Abstract: The invention provides a semiconductor device where data can be written after the production and forgery caused by rewriting of data can be prevented, and which can be manufactured at a low cost using a simple structure and an inexpensive material. Further, the invention provides a semiconductor device having the aforementioned functions, where wireless communication is not blocked by the internal structure. The semiconductor device of the invention has an organic memory provided with a memory cell array including a plurality of memory cells, a control circuit for controlling the organic memory, and a wire for connecting an antenna. Each of the plurality of memory cells has a transistor and a memory element. The memory element has a structure where an organic compound layer is provided between a first conductive layer and a second conductive layer. The second conductive layer is formed in a linear shape.Type: GrantFiled: November 21, 2005Date of Patent: June 14, 2011Assignee: Semiconductor Energy Laboratotry Co., Ltd.Inventor: Kiyoshi Kato
-
Patent number: 7947548Abstract: A method includes forming elongate structures (5) on a first substrate (3), such that the material composition of each elongate structure (7) varies along its length so as to define first and second physically different sections in the elongate structures. First and second physically different devices (1, 2) are then defined in the elongate structures. Alternatively, the first and second physically different sections may be defined in the elongate structures after they have been fabricated. The elongate structures may be encapsulated and transferred to a second substrate (7). The invention provides an improved method for the formation of a circuit structure that requires first and second physically different devices (1,2) to be provided on a common substrate. In particular, only one transfer step is necessary.Type: GrantFiled: March 30, 2009Date of Patent: May 24, 2011Assignee: Sharp Kabushiki KaishaInventors: Thomas Heinz-Helmut Altebaeumer, Stephen Day, Jonathan Heffernan
-
Patent number: 7927906Abstract: Apparatus, methods, and systems for bonding a cover wafer to a MEMS threshold sensors located on a silicon disc. The cover wafer is trenched to form a region when bonded to the silicon wafer that produces a gap over the contact bond pads of the MEMS threshold sensor. The method includes a series of cuts that remove part of the cover wafer over the trenches to permit additional cuts that may avoid the contact bond pads of the MEMS threshold sensor. In addition the glass frit provides for isolation of the sensor with a hermetic seal. The cavity between the MEMS threshold sensor and the cover wafer may be injected with a gas such as nitrogen to influence the properties of the MEMS threshold sensor. The MEMS threshold sensor may be utilized to sense a threshold for pressure, temperature or acceleration.Type: GrantFiled: February 4, 2008Date of Patent: April 19, 2011Assignee: Honeywell International Inc.Inventors: Cornel P. Cobianu, Viorel-Georgel Dumitru, Ion Georgescu
-
Publication number: 20110086470Abstract: Memory devices, such as DRAM memory devices, may include one or more metal layers above a local interconnect of the DRAM memory that make contact to lower gate regions of the memory device. As the size of semiconductor components decreases and circuit densities increase, the density of the metal routing in these upper metal layers becomes increasingly difficult to fabricate. By providing additional metal routing in the lower gate regions that may be coupled to the upper metal layers, the spacing requirements of the upper metal layers may be eased, while maintaining the size of the semiconductor device. In addition, the additional metal routing formed in the gate regions of the memory devices may be disposed parallel to other metal contacts in a strapping configuration, thus reducing a resistance of the metal contacts, such as buried digit lines of a DRAM memory cell.Type: ApplicationFiled: December 17, 2010Publication date: April 14, 2011Applicant: Micron Technology, Inc.Inventors: Terry McDaniel, James Green, Mark Fischer
-
Patent number: 7923794Abstract: A micromechanical component having a substrate and having a thin-layer, as well as having a cavity which is bounded by the substrate and the thin-layer, at least one gas having an internal pressure being enclosed in the cavity. The gas phase has a non-atmospheric composition. A method for producing a micromechanical component having a substrate and having a thin-layer encapsulation, as well as having a cavity which is bounded by the substrate and the thin-layer encapsulation. The method has the steps of positioning a polymer in a cavity, closing the cavity and generating a gas phase of non-atmospheric composition in the cavity by decomposing at least a part of the polymer. An internal pressure is generated, which may be higher than the process pressure when the cavity is closed.Type: GrantFiled: May 13, 2008Date of Patent: April 12, 2011Assignee: Robert Bosch GmbHInventor: Ando Feyh
-
Patent number: 7915667Abstract: In an embodiment, an integrated circuit having a memory cell arrangement is provided. The memory cell arrangement may include a substrate, a fin structure disposed above the substrate, and a memory cell contacting region. The fin structure may include a memory cell region having a plurality of memory cell structures being disposed above one another, each memory cell structure having an active region of a respective memory cell. Furthermore, the memory cell contacting region may be configured to electrically contact each of the memory cell structures, wherein the memory cell contacting region may include a plurality of contact regions, which are at least partially displaced with respect to each other in a direction parallel to the main processing surface of the substrate.Type: GrantFiled: June 11, 2008Date of Patent: March 29, 2011Assignee: Qimonda AGInventors: Roman Knoefler, Michael Specht, Franz Hofmann, Florian Beug, Dirk Manger, Stephan Riedel
-
Patent number: 7910407Abstract: A non-volatile memory device includes a first electrode, a diode steering element, at least three resistivity switching storage elements, and a second electrode. The diode steering element electrically contacts the first electrode and the at least three resistivity switching storage elements. The second electrode electrically contacts only one of the at least three resistivity switching storage elements.Type: GrantFiled: December 19, 2008Date of Patent: March 22, 2011Assignee: SanDisk 3D LLCInventor: Roy E. Scheuerlein
-
Publication number: 20110065270Abstract: A method of forming a semiconductor memory device includes stacking a plurality of alternating first insulating layers and first sacrificial layers on a substrate to form a first multilayer structure, forming a first hole through the first multilayer structure, forming a first semiconductor pattern in the first hole, stacking a plurality of alternating second insulating layers and second sacrificial layers on the first multilayer structure to form a second multilayer structure, forming a second hole through the second multilayer structure to be aligned with the first hole, forming a second semiconductor pattern in the second hole, forming a trench to expose sidewalls of the first and second insulating layers at a side of the first and second semiconductor patterns, removing at least some portions of the first and second sacrificial layers to form a plurality of recess regions, forming an information storage layer along surfaces of the plurality of recess regions, and forming a conductive pattern within each rType: ApplicationFiled: August 17, 2010Publication date: March 17, 2011Inventors: Sunil Shim, Jaehoon Jang, Hansoo Kim, Sungmi Hwang, Wonseok Cho, Jinsoo Lim
-
Patent number: 7901999Abstract: The present invention provide circuits, methods, and apparatus directed to an integrated circuit having a memory interface that is configurable to have one of a multiple different bus widths. The memory interface has a first set of lines and a second set of lines. The first and second set of lines are arranged such that there are multiple locations at which a via may be placed to connect a line of the first set to a line of the second set. The placement of the vias determines the bus width of the memory interface.Type: GrantFiled: April 24, 2009Date of Patent: March 8, 2011Assignee: Altera CorporationInventor: Kok Heng Choe
-
Publication number: 20100323480Abstract: Multiple select gates in association with non-volatile memory cells are described. Various embodiments include multiple select gate structure, process, and operation and their applicability for memory devices, modules, and systems. In one embodiment a memory array is described. The memory array includes a number of select gates coupled in series to a number of non-volatile memory cells. A first select gate includes a control gate and a floating gate electrically connected together and a second select gate includes a control gate and a floating gate which are electrically separated by a dielectric layer.Type: ApplicationFiled: August 25, 2010Publication date: December 23, 2010Applicant: MICRON TECHNOLOGY, INC.Inventor: Seiichi Aritome
-
Publication number: 20100321990Abstract: A memory includes a first vertical bipolar select device including a first base and a first emitter, a first phase change element coupled to the first emitter, a second vertical bipolar select device including a second base and a second emitter, a second phase change element coupled to the second emitter, and a buried word line contacting the first base and the second base.Type: ApplicationFiled: August 10, 2010Publication date: December 23, 2010Applicant: QIMONDA NORTH AMERICA CORP.Inventors: Thomas Happ, Jan Boris Philipp
-
Patent number: 7847374Abstract: A semiconductor device comprising a memory region including one or more transistor string arrays, a logic region including one or more logic transistors and an isolation region for isolating the logic transistors. The string array includes a plurality, T, of bipolar junction transistors. The string array includes a common collector region for the T bipolar junction transistors, a common base region for the T bipolar junction transistors, a plurality of emitters, one emitter for each of the T bipolar junction transistors, a number, B, of base contacts for the T bipolar junction transistors where the base contacts electrically couple the common base region and where the number of base contacts, B, is less than the number of transistors, T.Type: GrantFiled: July 7, 2008Date of Patent: December 7, 2010Inventor: Chih-Hsin Wang
-
Patent number: 7838342Abstract: During first portion of a first read cycle determining that a first input of a sense amplifier is to receive information based upon a state of a storage cell during a first portion of a read cycle, and determining that a conductance at the first input is substantially equal to a conductance at a second input of the sense amplifier during the first portion. A plurality of NAND string modules are connected to a global bit line of a memory device that includes a memory column where a plurality of NAND strings and a buffer are formed.Type: GrantFiled: June 6, 2008Date of Patent: November 23, 2010Assignee: Spansion LLCInventors: Bruce Lee Morton, Michael VanBuskirk
-
Patent number: 7838322Abstract: Systems and techniques for enhanced etch processes. For example, a substrate may be received in an etch chamber, where the substrate comprises a handle layer, a bonding layer in communication with the handle layer, and a device layer in communication with the bonding layer. The device layer may comprise a device layer patterned therein and having a bottom surface, where the bottom surface of the device is attached to the bonding layer. The bonding layer may comprise an oxide annealed at relatively low temperature. A dry etch process may be performed to release the bottom surface of the device from the bonding layer.Type: GrantFiled: February 28, 2006Date of Patent: November 23, 2010Assignee: Tessera MEMS Technologies, Inc.Inventors: Stephen Vargo, Roman C. Gutierrez
-
Patent number: 7833815Abstract: A method for manufacturing a microelectromechanical system package is provided. A plurality of cavities is first formed on a surface of a silicon wafer. The surface of the silicon wafer is then bonded to the microelectromechanical system wafer in such a manner that the active areas of the chips on the microelectromechanical system wafer are corresponding to the cavities on the silicon wafer. The structure assembly of the two wafers is finally singulated to form individual microelectromechanical system chips whose active areas are covered by the cavities. In this way, the profile of the microelectromechanical system package may be reduced accordingly.Type: GrantFiled: January 23, 2008Date of Patent: November 16, 2010Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Meng Jen Wang, Kuo Pin Yang
-
Patent number: 7833841Abstract: The present invention is a method for manufacturing a semiconductor apparatus including a chip which is fabricated in large numbers on a wafer and has a plurality of information blocks. In the method, a unique information bit is written in a chip discrimination block of each chip within a shot, which is a segmented region of the wafer, by a fixed pattern method. In addition, an information bit uniquely given to each shot within the wafer is written by a mask shift method. Further, an information bit uniquely given to each wafer is written in a wafer discrimination block of the chip which is fabricated on the wafer by the mask shift method and mask combination method.Type: GrantFiled: August 7, 2008Date of Patent: November 16, 2010Assignee: Hitachi, Ltd.Inventors: Hidehiko Kando, Isao Sakama
-
Patent number: 7829364Abstract: A suspension microstructure and its fabrication method, in which the method comprises the steps of: forming at least one insulation layer with inner micro-electro-mechanical structures on an upper surface of a silicon substrate, the micro-electro-mechanical structure includes at least one microstructure and a plurality of metal circuits that are independent from each other, the micro-electro-mechanical structures have an exposed portion on the surface of the insulation layer, and the exposed portion is provided with through holes or stacked metal-via layers correspondingly to the predetermined etching spaces of the micro-electro-mechanical structures, the above predetermined etching spaces and the stacked metal-via layers only penetrate the insulation layer; forming a photoresist with an opening on the upper surface of the exposed portion, and the opening of the photoresist is located outside all the through holes or the stacked metal-via layers; subsequently, conducting etching to realize the suspension of tType: GrantFiled: October 2, 2008Date of Patent: November 9, 2010Assignee: MEMSMART Semiconductor CorporationInventor: Siew-Seong Tan
-
Patent number: 7791183Abstract: A universal micro-electro mechanical (MEM) device package is provided as having a relatively thin silicon-on-insulator (SOI) wafer having a top surface and a bottom surface. At least on MEM device maybe disposed on the top surface of the SOI wafer. A support member may be disposed on predetermined portions of the top surface of the SOI wafer to substantially surround the MEM device. A cap layer may be positioned over and in contact relationship with the support member. In this arrangement, the support member cooperates with the cap layer and predetermined portions of the top surface of the SOI wafer to form a hermetically sealed chamber surrounding the MEM device.Type: GrantFiled: January 30, 2008Date of Patent: September 7, 2010Assignee: The United States of America as represented by the Secretary of the Air ForceInventor: James R. Reid, Jr.
-
Patent number: 7786020Abstract: A method for fabricating a nonvolatile memory device includes repeatedly stacking a stacked structure over a substrate to form a multi-stacked structure, wherein the stacked structure includes a conductive layer and an insulation layer, forming a photoresist pattern over the multi-stacked structure, first-etching an uppermost stacked structure of the multi-stacked structure using the photoresist pattern as an etch barrier, second-etching a resultant structure formed by the first-etching through the use of a breakthrough etching, slimming the photoresist pattern to form a slimmed photoresist pattern, and third-etching the uppermost stacked structure using the slimmed photoresist pattern as an etch barrier and, at the same time, etching a stacked structure disposed under the uppermost stacked structure and exposed by the first-etching.Type: GrantFiled: December 24, 2009Date of Patent: August 31, 2010Assignee: Hynix Semiconductor Inc.Inventors: Hye-Ran Kang, Sung-Yoon Cho
-
Patent number: 7786521Abstract: A semiconductor device with a dielectric structure and a method for fabricating the same are provided. A capacitor in the semiconductor device includes: a bottom electrode formed on a substrate; a first dielectric layer made of titanium dioxide (TiO2) in rutile phase and formed on the bottom electrode; and an upper electrode formed on the first dielectric layer.Type: GrantFiled: January 26, 2009Date of Patent: August 31, 2010Assignee: Hynix Semiconductor Inc.Inventors: Ki-Seon Park, Jae-Sung Roh
-
Patent number: 7785996Abstract: A nonvolatile memory device and a method of manufacturing the same are provided. The nonvolatile memory device includes a semiconductor substrate on which a source region, a drain region, and a channel region are formed, a silicon oxide layer formed on the channel region, a transition metal oxide layer having trap particles that trap electrons, formed on the silicon oxide layer, and a gate electrode formed on the transition metal oxide layer.Type: GrantFiled: October 19, 2005Date of Patent: August 31, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Kyu-sik Kim
-
Patent number: 7776659Abstract: A method of manufacturing a semiconductor device having a first memory cell array region and a second memory cell array region, the method includes forming an active region on a surface layer of a semiconductor substrate, forming a first word line extending in a first direction on the gate insulating film in the first memory cell array region, and forming a second word line extending in a second direction crossing the first direction on the gate insulating film in the second memory cell array region, wherein the ion implantation into the active region is performed from a direction that is inclined from a direction vertical to the surface of the semiconductor substrate and is oblique with respect to both the first direction and the second direction.Type: GrantFiled: November 30, 2009Date of Patent: August 17, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Hiroyuki Ogawa, Hideyuki Kojima
-
Patent number: 7767484Abstract: Disclosed are methods for fabricating encapsulated microelectromechanical systems (MEMS) devices. A MEMS device fabricated on a CMOS wafer is encapsulated using an etch resistant thin film layer prior to the release of the MEMS device. Once CMOS processing is completed, the wafer is etched to release the MEMS device. If the MEMS is fabricated on a silicon-on-insulator (SOI) wafer, the buried oxide of the SOI wafer acts as an etch stop for the etching. A sacrificial layer(s) is accessed and removed from the back side of the wafer, while the front side of the wafer is protected by a masking layer. The MEMS device is released without having any detrimental effects on CMOS components. If desired, the wafer can be mounted on another substrate to provide hermetic or semi-hermetic sealing of the device.Type: GrantFiled: May 30, 2007Date of Patent: August 3, 2010Assignee: Georgia Tech Research CorporationInventor: Farrokh Ayazi
-
Patent number: RE41889Abstract: A movable mass forming a seismic mass is formed starting from an epitaxial layer and is covered by a weighting region of tungsten which has high density. To manufacture the mass, buried conductive regions are formed in the substrate. Then, at the same time, a sacrificial region is formed in the zone where the movable mass is to be formed and oxide insulating regions are formed on the buried conductive regions so as to partially cover them. An epitaxial layer is then grown, using a nucleus region. A tungsten layer is deposited and defined and, using a silicon carbide layer as mask, the suspended structure is defined. Finally, the sacrificial region is removed, forming an air gap.Type: GrantFiled: February 5, 2003Date of Patent: October 26, 2010Assignee: STMicroelectronics S.r.l.Inventors: Paolo Ferrari, Benedetto Vigna, Pietro Montanini, Marco Ferrera