Gate Conductors With Different Gate Conductor Materials Or Different Gate Conductor Implants, E.g., Dual Gate Structures (epo) Patents (Class 257/E21.637)
-
Patent number: 7560327Abstract: A method for fabricating a semiconductor device with a dual gate structure is provided. The method includes: forming a gate oxide layer over a substrate; forming a gate conductive layer over the gate oxide layer; forming an amorphous carbon layer over the gate conductive layer; forming a photosensitive pattern over the amorphous carbon layer; etching the amorphous carbon layer using the photosensitive pattern as an etch mask to form a patterned amorphous carbon layer; performing an ion implantation process using the patterned amorphous carbon layer as an ion implantation barrier to implant an impurity onto the gate conductive layer; removing the patterned amorphous carbon layer; and patterning the gate conductive layer to form a gate structure.Type: GrantFiled: June 8, 2006Date of Patent: July 14, 2009Assignee: Hynix Semiconductor Inc.Inventors: Kwang-Ok Kim, Young-Kyun Jung
-
Patent number: 7560329Abstract: The semiconductor device comprises a gate electrode 112 formed over a semiconductor substrate 10, a sidewall spacer 116 formed on the side wall of the gate electrode 112, a sidewall spacer 144 formed on the side wall of the gate electrode 112 with the sidewall spacer 116 formed on, and an oxide film 115 formed between the sidewall spacer 116 and the sidewall spacer 144, and the semiconductor substrate 10. The film thickness of the oxide film 115 between the sidewall spacer 144 and the semiconductor substrate 10 is thinner than the film thickness of the oxide film 115 between the sidewall spacer 116 and the semiconductor substrate 10.Type: GrantFiled: July 13, 2007Date of Patent: July 14, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Shinichi Nakagawa
-
Patent number: 7556998Abstract: A method of manufacturing a semiconductor device including forming a dummy gate electrode which is divided into first and second areas, selectively implanting N-type ions and P-type ions into the first and second areas of the dummy gate electrode respectively and then implanting impurity ions into a boundary region between the first area and second area of the dummy gate electrode.Type: GrantFiled: December 29, 2005Date of Patent: July 7, 2009Assignee: Dongbu Electronics, Co., Ltd.Inventors: Hyuk Park, Dong Yeol Keum
-
Publication number: 20090146217Abstract: Methods of forming transistors and structures thereof are disclosed. A preferred embodiment comprises a semiconductor device including a workpiece, a gate dielectric disposed over the workpiece, and a thin layer of conductive material disposed over the gate dielectric. A layer of semiconductive material is disposed over the thin layer of conductive material. The layer of semiconductive material and the thin layer of conductive material comprise a gate electrode of a transistor. A source region and a drain region are formed in the workpiece proximate the gate dielectric. The thin layer of conductive material comprises a thickness of about 50 Angstroms or less.Type: ApplicationFiled: February 13, 2009Publication date: June 11, 2009Inventor: Hong-Jyh Li
-
Patent number: 7537995Abstract: A method for fabricating a dual poly gate in a semiconductor device is disclosed.Type: GrantFiled: June 8, 2007Date of Patent: May 26, 2009Assignee: Hynix Semiconductor Inc.Inventors: Byung Soo Eun, Hyun Seok Kang
-
Patent number: 7531881Abstract: A semiconductor device has two transistors of different structure from each other. One of transistors is P-type and the other is N-type. One of the transistors includes a gate structure in which a polysilicon layer contacts a gate insulation film while the other transistor includes a gate structure in which a metal layer contacts a gate insulation film.Type: GrantFiled: April 7, 2006Date of Patent: May 12, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hye-Lan Lee, Yu-Gyun Shin, Sang-Bom Kang, Hag-Ju Cho, Seong-Geon Park, Taek-Soo Jeon
-
Publication number: 20090093097Abstract: Provided is a method for manufacturing a dual gate in a semiconductor device. The method includes forming a gate insulating layer and a gate conductive layer on a semiconductor substrate, forming a diffusion barrier layer on the gate conductive layer, forming a barrier metal layer on the diffusion barrier layer, depositing a first gate metal layer on the barrier metal layer, forming a metal nitride barrier layer on a surface of the first gate metal layer by supplying nitrogen (N2) plasma on the first gate metal layer, forming a second gate metal layer on the metal nitride barrier layer, and forming a hard mask layer on the second gate metal layer.Type: ApplicationFiled: April 17, 2008Publication date: April 9, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hyun Phill Kim
-
Patent number: 7514326Abstract: An organic thin film transistor includes a dual gate electrode on a substrate, a gate insulating layer on the dual gate electrode, source and drain electrodes on the gate insulating layer, and an organic semiconductor layer on the source and drain electrodes.Type: GrantFiled: May 12, 2006Date of Patent: April 7, 2009Assignee: LG Display Co., LtdInventor: Chang Wook Han
-
Patent number: 7511345Abstract: The present invention provides a MOS transistor device for providing ESD protection including at least one interleaved finger having a source, drain and gate region formed over a channel region disposed between the source and the drain regions. The transistor device further includes at least one isolation gate formed in at least one of the interleaved fingers. The device can further include a bulk connection coupled to at least one of the source, drain and gate regions via through at least one of diode, MOS, resistor, capacitor inductor, short, etc. The bulk connection is preferably isolated through the isolation gate.Type: GrantFiled: June 12, 2006Date of Patent: March 31, 2009Assignees: Sarnoff Corporation, Sarnoff EuropeInventors: Benjamin Van Camp, Gerd Vermont
-
Patent number: 7494859Abstract: A semiconductor device comprising a semiconductor substrate having a first impurity region and a second impurity region, a first gate pattern formed on the first impurity region, and a second gate pattern formed on the second impurity region is disclosed. The first gate pattern comprises a first gate insulation layer pattern, a metal layer pattern having a first thickness, and a first polysilicon layer pattern. The second gate pattern comprises a second gate insulation layer pattern, a metal silicide layer pattern having a second thickness smaller than the first thickness, and a second polysilicon layer pattern. The metal silicide layer pattern is formed from a material substantially the same as the material from which the metal layer pattern is formed. A method for manufacturing the semiconductor device is also disclosed.Type: GrantFiled: April 10, 2006Date of Patent: February 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hag-Ju Cho, Taek-Soo Jeon, Hye-Lan Lee, Sang-Bom Kang, Yu-Gyun Shin
-
Patent number: 7465976Abstract: The present invention relates to a Tunnel Field Effect Transistor (TFET). which utilizes angle implantation and amorphization to form asymmetric source and drain regions. The IFET further includes a silicon germanium alloy epitaxial source region with a conductivity opposite that of the drain.Type: GrantFiled: May 13, 2005Date of Patent: December 16, 2008Assignee: Intel CorporationInventors: Jack T. Kavalieros, Matthew V. Metz, Gilbert Dewey, Ben Jin, Justin K. Brask, Suman Datta, Robert S. Chau
-
Patent number: 7456458Abstract: A dynamic random access memory structure having a vertical floating body cell includes a semiconductor substrate having a plurality of cylindrical pillars, an upper conductive region positioned on a top portion of the cylindrical pillar, a body positioned below the upper conductive portion in the cylindrical pillar, a bottom conductive portion positioned below the body in the cylindrical pillar, a gate oxide layer surrounding the sidewall of the cylindrical pillar and a gate structure surrounding the gate oxide layer. The upper conductive region serves as a drain electrode, the bottom conductive region serves as a source electrode and the body can store carriers such as holes. Preferably, the dynamic random access memory structure further comprises a conductive layer positioned on the surface of the semiconductor substrate to electrically connect the bottom conductive regions in the cylindrical pillars.Type: GrantFiled: April 13, 2006Date of Patent: November 25, 2008Assignee: Promos Technologies Inc.Inventor: Ting Sing Wang
-
Publication number: 20080277736Abstract: A semiconductor device has an n-channel MISFET having first diffusion layers formed in a first region of a surface portion of a semiconductor substrate so as to sandwich a first channel region therebetween, a first gate insulating film formed on the first channel region, and a first gate electrode including a first metal layer formed on the first gate insulating film, and a first n-type polysilicon film formed on the first metal layer, and a p-channel MISFET having second diffusion layers containing boron as a dopant and formed in a second region of the surface portion of the semiconductor substrate so as to sandwich a second channel region therebetween, a second gate insulating film formed on the second channel region, and a second gate electrode including a second metal layer containing nitrogen or carbon and formed on the second gate insulating film and a second n-type polysilicon film formed on the second metal layer and having a boron concentration of not more than 5×1019 cm?3 in a portion adjacent an inType: ApplicationFiled: May 1, 2008Publication date: November 13, 2008Inventor: Kazuaki NAKAJIMA
-
Publication number: 20080265332Abstract: A semiconductor device may include an n-MOS transistor, and a p-MOS transistor. The p-MOS transistor may include, but is not limited to, a gate insulating film and a gate electrode. The gate electrode may have an adjacent portion that is adjacent to the gate insulating film. The adjacent portion may include a polysilicon that contains an n-type dopant and a p-type dopant.Type: ApplicationFiled: April 24, 2008Publication date: October 30, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Yoshikazu Moriwaki
-
Patent number: 7432567Abstract: A complementary metal oxide semiconductor (CMOS) structure including at least one nFET and at least one pFET located on a surface of a semiconductor substrate is provided. In accordance with the present invention, the nFET and the pFET both include at least a single gate metal and the nFET gate stack is engineered to have a gate dielectric stack having no net negative charge and the pFET gate stack is engineered to have a gate dielectric stack having no net positive charge. In particularly, the present invention provides a CMOS structure in which the nFET gate stack is engineered to include a band edge workfunction and the pFET gate stack is engineered to have a ¼ gap workfunction. In one embodiment of the present invention, the first gate dielectric stack includes a first high k dielectric and an alkaline earth metal-containing layer or a rare earth metal-containing layer, while the second high k gate dielectric stack comprises a second high k dielectric.Type: GrantFiled: December 28, 2005Date of Patent: October 7, 2008Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Young-Hee Kim, Barry P. Linder, Vijay Narayanan, Vamsi K. Paruchuri
-
Patent number: 7432147Abstract: A method of manufacturing a semiconductor device comprises: forming a device isolation, a first conductivity type region, and a second conductivity type region on a semiconductor substrate; depositing a gate insulating film on an entire surface of the semiconductor substrate; forming a first metal film on the gate insulating film; forming a region of a second metal film so as to cover a region that forms a gate electrode of the first conductivity type region; removing the first metal film exposed outside the region of the second metal film by wet etching to expose the gate insulating film; forming a third metal film on the entire surface of the semiconductor substrate; depositing a protecting film on the third metal film; and patterning the first metal film, the second metal film, the third metal film, and the protecting film to form the gate electrode.Type: GrantFiled: December 28, 2005Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Yasushi Akasaka
-
Patent number: 7419867Abstract: By predoping of a layer of deposited semiconductor gate material by incorporating dopants during the deposition process, a high uniformity of the dopant distribution may be achieved in the gate electrodes of CMOS devices subsequently formed in the layer of gate material. The improved uniformity of the dopant distribution results in reduced gate depletion and reduced threshold voltage shift in the transistors of the CMOS devices.Type: GrantFiled: June 16, 2005Date of Patent: September 2, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Karsten Wieczorek, Manfred Horstmann, Thomas Feudel
-
Patent number: 7390719Abstract: A semiconductor device having a dual gate is formed on a substrate having a dielectric layer. A first metallic conductive layer is formed on the dielectric layer to a first thickness, and annealed to have a reduced etching rate. A second metallic conductive layer is formed on the first metallic conductive layer to a second thickness that is greater than the first thickness. A portion of the second metallic conductive layer formed in a second area of the substrate is removed using an etching selectivity. A first gate structure having a first metallic gate including the first and the second metallic conductive layers is formed in a first area of the substrate. A second gate structure having a second metallic gate is formed in the second area. A gate dielectric layer is not exposed to an etching chemical due to the first metallic conductive layer, so its dielectric characteristics are not degraded.Type: GrantFiled: August 1, 2006Date of Patent: June 24, 2008Assignee: Samsung Electronics, Co., Ltd.Inventors: Taek-Soo Jeon, Yu-Gyun Shin, Sang-Bom Kang, Hag-Ju Cho, Hye-Lan Lee, Sang-Yong Kim
-
Patent number: 7384830Abstract: A semiconductor device (and method for making the same) includes a strained-silicon channel formed adjacent a source and a drain, a first gate formed over a first side of the channel, a second gate formed over a second side of the channel, a first gate dielectric formed between the first gate and the strained-silicon channel, and a second gate dielectric formed between the second gate and the strained-silicon channel. The strained-silicon channel is non-planar.Type: GrantFiled: April 29, 2005Date of Patent: June 10, 2008Assignee: International Business Machines CorporationInventor: Guy Moshe Cohen
-
Patent number: 7384851Abstract: A field effect transistor (FET) comprises a substrate; a buried oxide (BOX) layer over the substrate; a current channel region over the BOX layer; source/drain regions adjacent to the current channel region; a buried high-stress film in the BOX layer and regions of the substrate, wherein the high-stress film comprises any of a compressive film and a tensile film; an insulating layer covering the buried high-stress film; and a gate electrode over the current channel region, wherein the high-stress film is adapted to create mechanical stress in the current channel region, wherein the high-stress film is adapted to stretch the current channel region in order to create the mechanical stress in the current channel region; wherein the mechanical stress comprises any of compressive stress and tensile stress, and wherein the mechanical stress caused by the high-stress film causes an increased charge carrier mobility in the current channel region.Type: GrantFiled: July 15, 2005Date of Patent: June 10, 2008Assignee: International Business Machines CorporationInventors: MeiKei Ieong, Zhibin Ren, Haizhou Yin
-
Patent number: 7381619Abstract: A semiconductor device having dual work-function structures, such as dual work-function gate electrodes of transistors. In the preferred embodiment in which NMOS and PMOS transistors are formed on a semiconductor device, the transistors are initially formed with a dummy gate electrode and a dummy dielectric layer. The dummy gate electrode and dummy dielectric layers are removed. A gate dielectric layer and a first electrode layer are formed. A nitridation process is performed on the NMOS transistor to reduce the work function of the gate electrode. A second electrode layer is then formed on the first electrode layer.Type: GrantFiled: April 27, 2004Date of Patent: June 3, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hao Wang, Yu-Shen Lai
-
Patent number: 7382023Abstract: An integrated circuit comprises a substrate and a buried dielectric formed in the substrate. The buried dielectric has a first thickness in a first region, a second buried dielectric thickness in a second region, and a step between the first and second regions. A semiconductor layer overlies the buried dielectric.Type: GrantFiled: March 29, 2005Date of Patent: June 3, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Yu Chen, Chang-Yun Chang, Di-Hong Lee, Fu-Liang Yang
-
Patent number: 7368372Abstract: The invention includes methods of fabricating multiple sets of field effect transistors. In one implementation, an etch stop layer is formed over an insulative capping layer which is formed over a conductive gate layer formed over a substrate. The etch stop layer, the insulative capping layer, and the conductive gate layer are patterned and etched to form a first set of conductive gate constructions over the substrate. A dielectric material is formed and planarized over the first set of gate constructions. Thereafter, the insulative capping layer and the conductive gate layer are patterned and etched to form a second set of conductive gate constructions over the substrate. Other aspects and implementations are contemplated.Type: GrantFiled: March 21, 2006Date of Patent: May 6, 2008Assignee: Micron Technology, Inc.Inventors: Fred D. Fishburn, Martin Ceredig Roberts
-
Patent number: 7368796Abstract: A semiconductor device, such as a CMOS device, having gates with a high work function in PMOS regions and low work functions in NMOS regions and a method of producing the same. Using nitrogen implantation or plasma annealing, a low work function W (or CoSix)/TaSixNy/GOx/Si gate stack is formed in the NMOS regions while a high work function W (or CoSix)/Ta5Si3/GOx/Si gate stack is formed in the PMOS regions. The improved process also eliminates the need for a nitrided GOx which is known to degrade gm (transconductance) performance. The materials of the semiconductor devices exhibit improved adhesion characteristics to adjacent materials and low internal stress.Type: GrantFiled: March 8, 2006Date of Patent: May 6, 2008Assignee: Micron Technology, Inc.Inventor: Yongjun Jeff Hu
-
Patent number: 7361932Abstract: A semiconductor device of a dual-gate structure including a P-channel type field-effect transistor formed at a first region of a substrate and an N-channel type field-effect transistor formed at a second region of the substrate, includes a gate electrode including a polycrystalline silicon film continuously formed on the substrate to cover the first and second regions and a metal silicide film formed on the polycrystalline silicon film. The polycrystalline silicon film has a P-type part located on the first region and an N-type part coming into contact with the P-type part and located on the second region, and the P-type part is further doped with a heavier element than a P-type impurity that determines a conductivity type of the P-type part.Type: GrantFiled: June 26, 2006Date of Patent: April 22, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Akihiko Tsuzumitani
-
Patent number: 7355256Abstract: A semiconductor device 1 according to the present invention includes a semiconductor substrate 5, a first transistor 10 which is formed on the semiconductor substrate 5 and includes a first gate electrode portion 16 constituted by a first gate insulating film 24 and a first gate electrode 26 having a first gate length L1 which are stacked, and a second transistor 12 which is formed on the semiconductor substrate 5 and includes a second gate electrode portion 20 constituted by a second gate insulating film 32 and a second gate electrode 30 having a second gate length L2 smaller than the first gate length L1, the second gate insulating film 32 and the second gate electrode 30 being stacked, wherein the grain size of poly-silicon grains forming the first gate electrode 26 is greater than the grain size of poly-silicon grains forming the second gate electrode 30.Type: GrantFiled: April 11, 2006Date of Patent: April 8, 2008Assignee: NEC Electronics CorporationInventors: Mitsuhiro Togo, Eiji Hasegawa
-
Patent number: 7341916Abstract: A field effect transistor (FET) device structure and method for forming FETs for scaled semiconductor devices. Specifically, FinFET devices are fabricated from silicon-on-insulator (SOI) wafers in a highly uniform and reproducible manner. The method facilitates formation of FinFET devices with improved and reproducible fin height control while providing isolation between source and drain regions of the FinFET device.Type: GrantFiled: November 10, 2005Date of Patent: March 11, 2008Assignee: Atmel CorporationInventor: Bohumil Lojek
-
Patent number: 7341900Abstract: A semiconductor device according to an embodiment of the present invention has a gate electrode which is formed on a semiconductor substrate via a gate insulating film, and which has a slit portion; side wall films formed at both side faces of the gate electrode and at side walls of the slit portion, and which fill an interior of the slit portion and cover the gate insulating film directly beneath the slit portion; and an interlayer insulating film formed to cover the gate electrode and the side wall films.Type: GrantFiled: July 22, 2005Date of Patent: March 11, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Kazuya Nakayama, Satoshi Aida, Shigeo Kouzuki, Masaru Izumisawa
-
Patent number: 7332433Abstract: Methods for fabricating two metal gate stacks with varying work functions for complementary metal oxide semiconductor (CMOS) devices are provided A first metal layer may be deposited onto a gate dielectric, followed by the deposition of a second metal layer, where the second metal layer modulated the work function of the first metal layer. The second metal layer and subsequently etch, exposing a portion of the first metal layer. A third metal layer may be deposited on the etched second metal layer and the exposed first metal layer, where the third metal layer may modulate the work function of the exposed first metal layer. Subsequent fabrication techniques may be used to define the gate stack.Type: GrantFiled: September 22, 2005Date of Patent: February 19, 2008Assignee: Sematech Inc.Inventors: Kisik Choi, Husam Alshareef, Prashant Majhi
-
Patent number: 7314789Abstract: A semiconductor structure and method that is capable of generating a local mechanical gate stress for channel mobility modification are provided. The semiconductor structure includes at least one NFET and at least one PFET on a surface of a semiconductor substrate. The at least one NFET has a gate stack structure comprising a gate dielectric, a first gate electrode layer, a barrier layer, a Si-containing second gate electrode layer and a compressive metal, and the at least one PFET has a gate stack structure comprising a gate dielectric, a first gate electrode layer, a barrier layer and a tensile metal or a silicide.Type: GrantFiled: December 30, 2006Date of Patent: January 1, 2008Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Bruce B. Doris, Thomas S. Kanarsky, Xiao H. Liu, Huilong Zhu
-
Patent number: 7306996Abstract: A method of fabricating a semiconductor device having a metal gate pattern is provided in which capping layers are used to control the relative oxidation rates of portions of the metal gate pattern during a oxidation process. The capping layer may be a multilayer structure and may be etched to form insulating spacers on the sidewalls of the metal gate pattern. The capping layer(s) allow the use of a selective oxidation process, which may be a wet oxidation process utilizing partial pressures of both H2O and H2 in an H2-rich atmosphere, to oxidize portions of the substrate and metal gate pattern while suppressing the oxidation of metal layers that may be included in the metal gate pattern. This allows etch damage to the silicon substrate and edges of the metal gate pattern to be reduced while substantially maintaining the original thickness of the gate insulating layer and the conductivity of the metal layer(s).Type: GrantFiled: August 3, 2006Date of Patent: December 11, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Ja-Hum Ku, Chang-Won Lee, Seong-Jun Heo, Sun-Pil Youn, Sung-Man Kim
-
Publication number: 20070281415Abstract: A manufacturing method for a CMOS semiconductor device in which gate electrodes are adjusted to have different work function values comprises forming an device region of a first and second conductivity type for forming first and second MOS semiconductor element devices, respectively, in a semiconductor substrate, forming a gate insulator, forming a laminated film comprising a molybdenum film and nitrogen containing film for doping nitrogen into molybdenum, doping nitrogen from the nitrogen containing film into molybdenum, processing the laminated film into gate electrodes of the first and second MOS semiconductor element devices, removing the nitrogen containing film from the gate electrodes of the second MOS semiconductor element device and covering the gate electrode of the first MOS semiconductor element devices with a nitrogen diffusion preventing film, and reducing the nitrogen concentration in molybdenum of the gate electrodes of the second MOS semiconductor element device.Type: ApplicationFiled: June 29, 2007Publication date: December 6, 2007Applicant: SEMICONDUCTOR TECHNOLOGY ACADEMIC RESEARCH CENTERInventor: Kentaro Shibahara
-
Patent number: 7297587Abstract: An integrated circuit having composite gate structures and a method of forming the same are provided. The integrated circuit includes a first MOS device, a second MOS device and a third MOS device. The gate stack of the first MOS device includes a high-k gate dielectric and a first metal gate on the high-k gate dielectric. The gate stack of the second MOS device includes a second metal gate on a high-k gate dielectric. The first metal gate and the second metal gate have different work functions. The gate stack of the third MOS device includes a silicon gate over a gate dielectric. The silicon gate is preferably formed over the gate stacks of the first MOS device and the second MOS device.Type: GrantFiled: January 3, 2007Date of Patent: November 20, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: I-Lu Wu, Kuang-Hsin Chen, Liang-Kai Han
-
Patent number: 7297588Abstract: One or more impurities may be incorporated within a metal-containing layer of a metal-containing gate electrode to modify the work function of the metal-containing gate electrode of a transistor can affect the threshold voltage of the transistor. In one embodiment, the impurity can be used in a p-channel transistor to allow the work function of a metal-containing gate electrode to be closer to the valence band for silicon. In another embodiment, the impurity can be used in an n-channel transistor to allow the work function of a metal-containing gate electrode to be closer to the conduction band for silicon. In a particular embodiment, a boron-containing species is implanted into a metal-containing layer within the metal-containing gate electrode within a p-channel transistor, so that the metal-containing gate electrode has a work function closer to the valence band for silicon as compared to the metal-containing gate electrode without the boron-containing species.Type: GrantFiled: January 28, 2005Date of Patent: November 20, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Olubunmi O. Adetutu, David C. Gilmer, Philip J. Tobin
-
Patent number: 7282403Abstract: An integrated circuit is provided including an FET gate structure formed on a substrate. This structure includes a gate dielectric on the substrate, and a metal nitride layer overlying the gate dielectric and in contact therewith. This metal nitride layer is characterized as MNx, where M is one of W, Re, Zr, and Hf, and x is in the range of about 0.7 to about 1.5. Preferably the layer is of WNx, and x is about 0.9. Varying the nitrogen concentration in the nitride layer permits integration of different FET characteristics on the same chip. In particular, varying x in the WNx layer permits adjustment of the threshold voltage in the different FETs. The polysilicon depletion effect is substantially reduced, and the gate structure can be made thermally stable up to about 1000° C.Type: GrantFiled: August 15, 2005Date of Patent: October 16, 2007Assignee: International Business Machines CorporationInventors: Dae-Gyu Park, Cyril Cabral, Jr., Oleg Gluschenkov, Hyungjun Kim
-
Patent number: 7282402Abstract: According to the embodiments to the present disclosure, the process of making a dual strained channel semiconductor device includes integrating strained Si and compressed SiGe with trench isolation for achieving a simultaneous NMOS and PMOS performance enhancement. As described herein, the integration of NMOS and PMOS can be implemented in several ways to achieve NMOS and PMOS channels compatible with shallow trench isolation.Type: GrantFiled: March 30, 2005Date of Patent: October 16, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Mariam G. Sadaka, Alexander L. Barr, Dejan Jovanovic, Bich-Yen Nguyen, Voon-Yew Thean, Shawn G. Thomas, Ted R. White
-
Publication number: 20070212829Abstract: A method of manufacturing an MIS semiconductor device includes forming a high dielectric film on a main surface of a semiconductor substrate, forming a silicon film on the high dielectric film, annealing the semiconductor substrate after the silicon film is formed, processing the high dielectric film and the silicon film into a gate pattern after the semiconductor substrate is annealed, to form a gate insulating film and a gate electrode, and forming source and drain regions on the main surface of the semiconductor substrate using the gate electrode as a mask.Type: ApplicationFiled: March 8, 2007Publication date: September 13, 2007Inventors: Masashi Takahashi, Toshihide Nabatame, Hideki Satake
-
Patent number: 7262073Abstract: Disclosed are a complementary metal oxide semiconductor (CMOS) image sensor and a method of forming the same. The CMOS image sensor comprises a semiconductor substrate having a photodiode region and a transistor region. An optical path is formed between a micro lens on the photodiode region and a photodiode formed on the semiconductor substrate. The optical path comprises an inner lens formed between an intermetal insulation layer on the photodiode region and a transparent optical region formed on the inner lens. The transparent optical region generally has a different refractive index from the inner lens.Type: GrantFiled: August 22, 2005Date of Patent: August 28, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Hyoun-Min Baek, Duk-Min Yi
-
Patent number: 7256084Abstract: An example method embodiment forms spacers that create tensile stress on the substrate on both the PFET and NFET regions. We form PFET and NFET gates and form tensile spacers on the PFET and NFET gates. We implant first ions into the tensile PFET spacers to form neutralized stress PFET spacers. The neutralized stress PFET spacers relieve the tensile stress created by the tensile stress spacers on the substrate. This improves device performance.Type: GrantFiled: May 4, 2005Date of Patent: August 14, 2007Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Khee Yong Lim, Wenhe Lin, Chung Woh Lai, Yong Meng Lee, Liang Choo Hsia, Young Way Teh, John Sudijono, Wee Leng Tan, Hui Peng Koh
-
Patent number: 7253049Abstract: A method for making PMOS and NMOS transistors 60, 70 on a semiconductor substrate 20 that includes having a gate protection layer 210 over the gate electrode layer 110 during the formation of source/drain silicides 120. The method may include implanting dopants into a gate polysilicon layer 115 before forming the protection layer 215.Type: GrantFiled: December 20, 2004Date of Patent: August 7, 2007Assignee: Texas Instruments IncorporatedInventors: Jiong-Ping Lu, Shaofeng Yu, Haowen Bu, Lindsey H. Hall, Mark R. Visokay
-
Patent number: 7253050Abstract: Methods of forming CMOS devices and structures thereof. A workpiece is provided having a first region and a second region. A high k gate dielectric material is formed over the workpiece. A first gate material comprising a first metal is formed over the high k gate dielectric material. The first gate material in the second region is implanted with a material different than the first metal to form a second gate material comprising a second metal. The work function of the CMOS device is set by the material selection of the gate materials.Type: GrantFiled: December 20, 2004Date of Patent: August 7, 2007Assignee: Infineon Technologies AGInventors: Hongfa Luan, Hong-Jyh Li
-
Patent number: 7229871Abstract: A method for manufacturing an integrated circuit 10 having transistors 20, 30 of two threshold voltages where protected transistor stacks 270 have a gate protection layer 220 that are formed with the use of a single additional mask step. Also, an integrated circuit 10 having at least one polysilicon gate transistor 20 and at least one FUSI metal gate transistor 30.Type: GrantFiled: October 27, 2006Date of Patent: June 12, 2007Assignee: Texas Instruments IncorporatedInventors: Shaofeng Yu, Benjamin P. McKee
-
Patent number: 7183168Abstract: A method of manufacturing a semiconductor device includes implanting germanium ions into a selected portion of a semiconductor region containing at least silicon, forming P-type and N-type diffusion layers in the semiconductor region, and forming a suicide film which extends from the N type diffusion layer over to the boundary region and the P-type diffusion layer. A boundary region between the P-type and N-type diffusion layers is formed in the selected portion.Type: GrantFiled: December 2, 2004Date of Patent: February 27, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Matsuda, Kazuya Ohuchi
-
Patent number: 7169682Abstract: A method for manufacturing a semiconductor device comprising: a first step of successively forming a silicon oxide film and a silicon nitride film on a silicon substrate, followed by forming a silicon nitride oxide film or a multilayered film containing the silicon nitride oxide film on the silicon nitride film; a second step of forming a photoresist film having an opening portion located at the position corresponding to an element isolation area of the silicon substrate on the silicon nitride film or the multilayered film according to a photolithography method; a third step of forming a trench having a pair of tapered side surface portions on the confronting side surfaces thereof on the silicon nitride oxide film or the multilayered film by using the photoresist film as a mask, the tapered side surface portions being inclined toward the substrate side so as to approach each other; and a fourth step of patterning the silicon nitride film and the silicon oxide film by dry etching by using the photoresist fiType: GrantFiled: January 26, 2005Date of Patent: January 30, 2007Assignee: Sharp Kabushiki KaishaInventors: Kazuhiro Hirohama, Masaru Tanaka, Takayoshi Hashimoto, Shinichi Sato, Hideyuki Kanzawa
-
Patent number: 7109076Abstract: Mutual diffusion of impurities in a gate electrode is suppressed near a boundary between an n-channel type MISFET and a p-channel type MISFET, which adopt a polycide's dual-gate structure. Since a gate electrode of an n-channel type MISFET and a gate electrode of a p-channel type MISFET are of mutually different conductivity types, they are separated to prevent the mutual diffusion of the impurities and are electrically connected to each other via a metallic wiring formed in the following steps. In a step before a gate electrode material is patterned to separate the gate electrodes, the mutual diffusion of the impurities before forming the gate electrodes is prevented by performing no heat treatment at a temperature of 700° C. or higher.Type: GrantFiled: May 28, 2004Date of Patent: September 19, 2006Assignee: Renesas Technology Corp.Inventors: Satoshi Sakai, Daichi Matsumoto, Katsuyuki Asaka, Masatoshi Hasegawa, Kazutaka Mori
-
Patent number: 6784472Abstract: A semiconductor device comprises a first transistor 38a having a first gate electrode 22; a second transistor 38b having a second gate electrode 34 which is different from the first gate electrode; an insulation film 28 formed between the first gate electrode and the second gate electrode; and an interconnection electrode 44 buried in a concavity 42 formed in the first gate electrode, the second gate electrode and the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the first gate electrode, the second gate electrode and the insulation film, and the interconnection electrodes electrically interconnects the first gate electrode and the second gate electrode, whereby the semiconductor device can have high integration and can be reliable.Type: GrantFiled: August 16, 2002Date of Patent: August 31, 2004Assignee: Fujitsu LimitedInventors: Yasunori Iriyama, Tetsuo Izawa