Assembly Of Devices Consisting Of Solid-state Components Formed In Or On A Common Substrate; Assembly Of Integrated Circuit Devices (epo) Patents (Class 257/E21.705)
-
Patent number: 11973037Abstract: A package structure including a first die, a second die, a dielectric body, a conductive terminal, a circuit layer and a patterned insulating layer is provided. The second die is disposed on the first die. A second active surface of the second die faces a first active surface of the first die. The dielectric body covers the first die. The conductive terminal is disposed on the dielectric body and opposite to the second die. The circuit layer includes a first circuit portion and a second circuit portion. The first circuit portion penetrates the dielectric body. The first die is electrically connected to the conductive terminal through the first circuit portion. The second circuit portion is embedded in the dielectric body. The second die is electrically connected to the first die through the second circuit portion. The patterned insulating layer covers the circuit layer and is embedded in the dielectric body.Type: GrantFiled: May 26, 2021Date of Patent: April 30, 2024Assignee: Powertech Technology Inc.Inventors: Shang-Yu Chang Chien, Nan-Chun Lin, Hung-Hsin Hsu
-
Patent number: 11973058Abstract: A semiconductor die package that has a substrate with one or more substrate layers with one or more substrate connections. A substrate layer can include one or more redistribution layers (RDLs). One or more dies (e.g., multiple dies) are disposed on a top substrate layer. The dies have one or more die external connections. Some of the die external connections are electrically connected to one or more substrate connections. One or more metallic dam stiffeners form into a dam enclosure that is disposed on and physically connected to the top substrate layer. The dam enclosure encloses one or more of the dies. The metallic dam enclosure has one or more electrically connected regions where the metallic dam enclosure is electrically connected to one or more of the substrate horizontal connections and one or more electrically insulated regions where the metallic dam enclosure is electrically insulated from one or more of the substrate horizontal connections and the substrate via connections.Type: GrantFiled: November 25, 2021Date of Patent: April 30, 2024Assignee: International Business Machines CorporationInventors: Katsuyuki Sakuma, Mukta Ghate Farooq, John Knickerbocker
-
Patent number: 11964344Abstract: A glass substrate for a semiconductor package includes a first principal surface, a second principal surface, at least one hollowed-out portion, and at least one through hole formed in a surrounding of the at least one hollowed-out portion, wherein in a section of the at least one hollowed-out portion taken in a direction perpendicular to the first principal surface, a minimum diameter of the at least one hollowed-out portion is smaller than an opening diameter of the at least one hollowed-out portion at each of the first principal surface and the second principal surface.Type: GrantFiled: December 14, 2020Date of Patent: April 23, 2024Assignee: AGC Inc.Inventors: Mamoru Isobe, Kohei Horiuchi
-
Patent number: 11967549Abstract: A semiconductor package includes a redistribution substrate having first and second surfaces opposed to each other, and including an insulation member, a plurality of redistribution layers on different levels in the insulation member, and a redistribution via having a shape narrowing from the second surface toward the first surface in a first direction; a plurality of UBM layers, each including a UBM pad on the first surface of the redistribution substrate, and a UBM via having a shape narrowing in a second direction, opposite to the first direction; and at least one semiconductor chip on the second surface of the redistribution substrate, and having a plurality of contact pads electrically connected to the redistribution layer adjacent to the second surface among the plurality of redistribution layers.Type: GrantFiled: October 24, 2021Date of Patent: April 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Ho Park, Jong Youn Kim, Min Jun Bae
-
Patent number: 11967558Abstract: A wafer stack structure includes an interlayer, a first wafer, and a second wafer. The interlayer has a first surface and a second surface opposite to the first surface. The intermediate layer includes a dielectric material layer and a redistribution layer embedded in the dielectric material layer. The first wafer is disposed on the first surface of the interlayer. The second wafer is disposed on the second surface of the interlayer. The second wafer is electrically connected to the first wafer through the redistribution layer of the interlayer.Type: GrantFiled: August 9, 2021Date of Patent: April 23, 2024Assignees: Powerchip Semiconductor Manufacturing CorporationInventors: Shou-Zen Chang, Chun-Lin Lu, Jium-Ming Lin
-
Patent number: 11948906Abstract: An integrated circuit (IC) die structure comprises a substrate material comprising silicon. Integrated circuitry is over a first side of the substrate material. A composite layer is in direct contact with a second side of the substrate material. The second side is opposite the first side. The composite layer comprises a first constituent material associated with a first linear coefficient of thermal expansion (CTE), and a first thermal conductivity exceeding that of the substrate. The composite layer also comprises a second constituent material associated with a second CTE that is lower than the first, and a second thermal conductivity exceeding that of the substrate.Type: GrantFiled: February 7, 2020Date of Patent: April 2, 2024Assignee: Intel CorporationInventors: Feras Eid, Joe Walczyk, Weihua Tang, Akhilesh Rallabandi, Marco Aurelio Cartas Ayala
-
Patent number: 11942446Abstract: A semiconductor package includes at least one second semiconductor chip stacked on a first semiconductor chip. An underfill layer is interposed between the first semiconductor chip and the at least one second semiconductor chip. The first semiconductor chip includes a first substrate, a first passivation layer disposed on the first substrate. The first passivation layer includes a first recess region. A first pad covers a bottom surface and sidewalls of the first recess region. The at least one second semiconductor chip includes a second substrate, a second passivation layer disposed adjacent to the first substrate, a conductive bump protruding outside the second passivation layer towards the first semiconductor chip and an inter-metal compound pattern disposed in direct contact with both the conductive bump and the first pad. The underfill layer is in direct contact with both the conductive bump and the inter-metal compound pattern.Type: GrantFiled: February 2, 2021Date of Patent: March 26, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyoeun Kim, Sunkyoung Seo, Seunghoon Yeon, Chajea Jo
-
Patent number: 11942407Abstract: In some examples a method comprises forming an insulating member over a circuit on a device side of a semiconductor die, removing a portion of the insulating member to produce a cavity, and forming a seed layer on the insulating member and within the cavity. In addition, the method includes forming a conductive member on the seed layer in the cavity, wherein the conductive member comprises a plurality of layers of different metal materials. Further, the method includes removing the seed layer from atop the insulating member, outside the cavity, after forming the conductive member in the cavity such that a remaining portion of the seed layer is positioned between the conductive member and the insulating member.Type: GrantFiled: August 31, 2021Date of Patent: March 26, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jeffrey Salvacion Solas, Maricel Fabia Escaño
-
Patent number: 11942450Abstract: A cell of fluidic assembly of microchips on a substrate, including: a base having its upper surface intended to receive the substrate; a body laterally delimiting a fluidic chamber above the substrate; and a cover closing the fluidic chamber from its upper surface, wherein the body comprises first and second nozzles respectively emerging onto opposite first and second lateral edges of the fluidic chamber, each of the first and second nozzles being adapted to injecting and/or sucking in a liquid suspension of microchips into and/or from the fluidic chamber, in a direction parallel to the mean plane of the substrate.Type: GrantFiled: November 18, 2021Date of Patent: March 26, 2024Assignees: Commissariat à l'Énergie Atomique et aux Énergies Alternatives, Centre National de la Recherche ScientifiqueInventor: Melina Haupt
-
Patent number: 11935702Abstract: A multilayer ceramic capacitor includes a ceramic element body including ceramic layers and internal electrode layers, and a pair of external electrodes on both end surfaces of the ceramic element body so as to be electrically connected to the internal electrode layers. Each of the external electrodes includes a base electrode layer and a resin external electrode layer stacked on the base electrode layer. The resin external electrode layer includes a thermosetting resin and a metal powder and amine, isocyanate, epoxy, mercapto, and/or ureido silane coupling agents.Type: GrantFiled: November 19, 2021Date of Patent: March 19, 2024Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Yoshiyuki Nomura
-
Patent number: 11935856Abstract: A semiconductor device and manufacturing method thereof. Various aspects of the disclosure may, for example, comprise forming a back end of line layer on a dummy substrate, completing at least a first portion of an assembly, and removing the dummy substrate.Type: GrantFiled: June 21, 2021Date of Patent: March 19, 2024Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jong Sik Paek, Doo Hyun Park
-
Patent number: 11927543Abstract: A system includes a memory, and at least one processing device, operatively coupled to the memory, to facilitate an etch recipe development process by performing operations including obtaining, from an optical detector, first material thickness data for a first material and second material thickness data for a second material resulting from an iteration of an etch process using an etch recipe. The first material is located at a first reflectometry measurement point and the second material is located at a second reflectometry measurement point different from the first reflectometry measurement point. The operations further include determining one or more etch parameters based on at least the first material thickness data and the second material thickness data.Type: GrantFiled: January 26, 2023Date of Patent: March 12, 2024Assignee: Applied Materials, Inc.Inventors: Blake Erickson, Keith Berding, Michael Kutney, Soumendra Barman, Zhaozhao Zhu, Michelle SanPedro, Suresh Polali Narayana Rao
-
Patent number: 11921919Abstract: To provide a novel electronic device. The electronic device includes a housing and a display device. The display device includes a first layer, a second layer, and a third layer. The first layer, the second layer, and the third layer are provided in different layers. The first layer includes a driver circuit and an arithmetic circuit. The second layer includes pixel circuits and a cell array. The third layer includes light-receiving devices and light-emitting devices. The pixel circuits each have a function of controlling light emission of the light-emitting device. The driver circuit has a function of controlling the pixel circuits. The arithmetic circuit has a function of performing arithmetic processing on the basis of first data corresponding to currents output from the light-receiving devices and second data corresponding to a potential held in the cell array.Type: GrantFiled: February 15, 2022Date of Patent: March 5, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yoshiyuki Kurokawa, Hiromichi Godo, Kouhei Toyotaka, Kazuki Tsuda, Satoru Ohshita, Hidefumi Rikimaru
-
Patent number: 11916059Abstract: An ESD protection device may include: a first vertically integrated ESD protection structure comprising a first semiconductor portion, a first contact region disposed on a first side of the first semiconductor portion and a first terminal exposed on a second side of the first semiconductor portion opposite the first side of the first semiconductor portion, a second vertically integrated ESD protection structure comprising a second semiconductor portion, a second contact region disposed on a first side of the second semiconductor portion and a second terminal exposed on a second side of the second semiconductor portion opposite the first side of the second semiconductor portion, an electrical connection layer, wherein the first vertically integrated ESD protection structure and the second vertically integrated ESD protection structure are disposed on the electrical connection layer laterally separated from each other and are electrically connected with each other anti-serially via the electrical connection layType: GrantFiled: August 25, 2021Date of Patent: February 27, 2024Assignee: Infineon Technologies AGInventors: Andre Schmenn, Stefan Pompl, Damian Sojka, Katharina Umminger
-
Patent number: 11916008Abstract: The present invention provides a chip-on-film (COF) packaging structure and a COF packaging method. The COF packaging structure includes a flexible substrate and a chip. The flexible substrate includes a first groove provided on a first surface of the flexible substrate, a protrusion provided in the first groove, and a substrate bonding pad disposed in the first groove. The chip includes a second groove provided on a second surface of the chip, and a chip bonding pad disposed on the second surface and corresponding to the substrate bonding pad. The first groove of the flexible substrate is matched with a peripheral shape of the chip, and the second groove is matched with the protrusion of the first groove to embed the chip in the flexible substrate. The chip bonding pad is electrically connected to the substrate bonding pad.Type: GrantFiled: September 3, 2020Date of Patent: February 27, 2024Assignee: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.Inventors: Yicheng Chen, Hong Wen
-
Patent number: 11916043Abstract: Semiconductor devices and methods of forming the same are provided. A method according to the present disclosure includes forming a first wafer including a plurality of electronic integrated circuits (EICs), forming a second wafer including a plurality of photonic integrated circuits (PICs), bonding the first wafer to the second wafer to form a first stacked wafer. The bonding of the first wafer to the second wafer includes vertically aligning each of the plurality of the EICs with one of the plurality of the PICs.Type: GrantFiled: July 28, 2021Date of Patent: February 27, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Min Lin, Hung-Jen Hsu, Dun-Nian Yaung
-
Patent number: 11908781Abstract: At least some embodiments of the present disclosure relate to a semiconductor package structure. The semiconductor package structure includes a substrate with a first surface, an encapsulant, an electronic component, and a patterned conductive layer. The encapsulant is disposed on the first surface of the substrate. The encapsulant includes a first surface and a second surface. The patterned conductive layer extends on the first surface and the second surface of the encapsulant and protrudes from the first surface and the second surface of the encapsulant. The electronic component is disposed on the patterned conductive layer.Type: GrantFiled: March 22, 2021Date of Patent: February 20, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Wei-Chih Cho, Chun-Hung Yeh, Tsung-Wei Lu
-
Patent number: 11901486Abstract: Provided is a method for transferring a chip, including: disposing a target substrate in a sealed chamber; applying charges of different polarities to a first alignment bonding structure of the target substrate and a first chip bonding structure of the chip, and injecting an insulation fluid flowing in a first direction into the sealed chamber, so that the first chip bonding structure is aligned with the first alignment bonding structure; applying charges of different polarities to a second alignment bonding structure of the target substrate and a second chip bonding structure of the chip, and changing the flowing direction of the insulation fluid to a second direction, so that the second chip bonding structure is aligned with the second alignment bonding structure; and applying a bonding force to the chip, so that the chip bonding structures is bonded to the alignment bonding structures.Type: GrantFiled: April 3, 2020Date of Patent: February 13, 2024Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Liang Chen, Lei Wang, Minghua Xuan, Dongni Liu, Li Xiao, Detao Zhao, Hao Chen
-
Patent number: 11901277Abstract: A semiconductor package and a method of manufacturing the same are provided. The semiconductor package includes a semiconductor die, an encapsulant and a redistribution structure. The encapsulant laterally encapsulates the semiconductor die. The redistribution structure is disposed on the encapsulant and electrically connected with the semiconductor die, wherein the redistribution structure comprises a first conductive via, a first conductive wiring layer and a second conductive via stacked along a stacking direction, the first conductive via has a first terminal surface contacting the first conductive wiring layer, the second conductive via has a second terminal surface contacting the first conductive wiring layer, an area of a first cross section of the first conductive via is greater than an area of the first terminal surface of the first conductive via, and an area of a second cross section of the second conductive via is greater than an area of the second terminal surface of the second conductive via.Type: GrantFiled: July 3, 2022Date of Patent: February 13, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Ting Hung, Meng-Liang Lin, Shin-Puu Jeng, Yi-Wen Wu, Po-Yao Chuang
-
Patent number: 11901301Abstract: A semiconductor package includes a frame structure having a core portion and a lower pad under the core portion. A cavity penetrates the core portion, and a semiconductor chip is arranged in the cavity and has an active surface on which a bump pad is arranged and a non-active surface facing the active surface. A redistribution structure is positioned under the frame structure and the semiconductor chip, and is connected to the lower pad and the bump pad. A molding member covers the frame structure and the semiconductor chip and fills the cavity. The molding member surrounds a lower surface of the frame structure, the active surface of the semiconductor chip, the lower pad, and the bump pad.Type: GrantFiled: May 3, 2021Date of Patent: February 13, 2024Inventors: Jeongho Lee, Doohwan Lee
-
Patent number: 11890678Abstract: Systems and methods for removing an oxide layer in an additive manufacturing process are provided. A direct write machine may be used to create wire bonds for semiconductors. The direct write machine may deposit a conductive print material between bond pads to create interconnections. The bond pads may comprise aluminum and an aluminum oxide layer on an outer surface. The presence of an aluminum oxide layer may decrease the electrical connection between the wire bond and the aluminum substrate. To remove the aluminum oxide layer, an abrasive tool is provided to ultrasonically abrade the aluminum oxide layer while the conductive print material is being deposited. The conductive print material may include abrasive additives materials to further aid in abrading the aluminum oxide layer.Type: GrantFiled: October 25, 2021Date of Patent: February 6, 2024Assignee: Honeywell Federal Manufacturing & Technologies, LLCInventors: Barbara D. Young, Jeffery J. Warger
-
Patent number: 11894356Abstract: A chip includes a substrate and a plurality of functional units on the substrate, in which each of the functional units has its own set of pads. The functional units are physically connected and there is no scribe line passes through the chip. A semiconductor structure having the chip is also disclosed.Type: GrantFiled: August 17, 2021Date of Patent: February 6, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Shih-Hung Chen
-
Patent number: 11887910Abstract: An electronic power module includes at least a semiconductor chip having at least one electronic power component and two metal layers between which the semiconductor chip is directly secured. At least a first of the two metal layers forms a redistribution layer having several distinct metal portions, each electrically connected to at least one electrical contact pad of the semiconductor chip, and/or at least one second of the two metal layers includes at least one first structured face arranged against the semiconductor chip and having at least one pad formed in a part of its thickness.Type: GrantFiled: September 2, 2019Date of Patent: January 30, 2024Assignees: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUEInventors: Kremena Vladimirova, Jean-Christophe Crebier, Julie Widiez
-
Patent number: 11887970Abstract: Stacked microfeature devices and associated methods of manufacture are disclosed. A package in accordance with one embodiment includes first and second microfeature devices having corresponding first and second bond pad surfaces that face toward each other. First bond pads can be positioned at least proximate to the first bond pad surface and second bond pads can be positioned at least proximate to the second bond pad surface. A package connection site can provide electrical communication between the first microfeature device and components external to the package. A wirebond can be coupled between at least one of the first bond pads and the package connection site, and an electrically conductive link can be coupled between the first microfeature device and at least one of the second bond pads of the second microfeature device. Accordingly, the first microfeature device can form a portion of an electrical link to the second microfeature device.Type: GrantFiled: June 27, 2022Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: Mung Suan Heng, Kok Chua Tan, Vince Chan Seng Leong, Mark S. Johnson
-
Patent number: 11881459Abstract: An electronic package is provided and includes a plurality of electronic elements, a spacing structure connecting each of the plurality of electronic elements, and a plurality of conductive elements electrically connected to the plurality of electronic elements and serving as external contacts. The spacing structure has a recess to enhance the flexibility of the electronic elements after the electronic elements are connected to one another, thereby preventing the problem of warpage. A method for fabricating the electronic package is also provided.Type: GrantFiled: May 6, 2020Date of Patent: January 23, 2024Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Yu-Lung Huang, Chee-Key Chung, Yuan-Hung Hsu, Chi-Jen Chen
-
Patent number: 11869872Abstract: A chip stack packaging structure and method includes: a base chip layer, including a base chip with pins on the front surface; at least one stacked chip layer, which is formed on the base chip layer, has an inter-chip insulating layer and at least one stacked chip attached to the insulating layer and pins on the front surface, where the front surface of the stacked chip faces the front surface of the base chip; and a top insulating layer, stacked on the stacked chip layer farthest from the base chip layer. A vertical interconnection hole is formed inside the inter-chip insulating layer to allow the corresponding pins to be communicated vertically so as to be electrically connected. Inside the vertical interconnection hole, a conductive material layer is formed that makes the corresponding pins electrically connected; the stacked chip is thinned and reduced after being attached to the inter-chip insulating layer.Type: GrantFiled: August 5, 2021Date of Patent: January 9, 2024Assignee: Institute of Semiconductors, Guangdong Academy of SciencesInventors: Yao Wang, Yunzhi Ling, Yinhua Cui, Chuan Hu, Zibai Li, Wei Zhao, Zhitao Chen
-
Patent number: 11854867Abstract: A method for forming a semiconductor structure includes receiving a first die having a first interconnect structure and a first bonding layer over the first interconnect structure, and a second die having a second interconnect structure and a second bonding layer over the second interconnect structure; forming a recess indenting into the first bonding layer; and forming a positioning member on the second bonding layer. The method further includes bonding the second die over the first die; and disposing the positioning member into the recess. The positioning member includes dielectric, is surrounded by the first bonding layer, and is isolated from the first interconnect structure and the second interconnect structure.Type: GrantFiled: December 5, 2022Date of Patent: December 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Jen-Yuan Chang
-
Patent number: 11854983Abstract: Semiconductor devices and methods of manufacture are provided. In embodiments the semiconductor device includes a substrate, a first interposer bonded to the substrate, a second interposer bonded to the substrate, a bridge component electrically connecting the first interposer to the second interposer, two or more first dies bonded to the first interposer; and two or more second dies bonded to the second interposer.Type: GrantFiled: July 26, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shang-Yun Hou, Hsien-Pin Hu
-
Patent number: 11855333Abstract: Sensor packages and manufacturing methods thereof are disclosed. One of the sensor packages includes a semiconductor chip and a redistribution layer structure. The semiconductor chip has a sensing surface. The redistribution layer structure is arranged to form an antenna transmitter structure aside the semiconductor chip and an antenna receiver structure over the sensing surface of the semiconductor chip.Type: GrantFiled: July 26, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yung-Ping Chiang, Chao-Wen Shih, Shou-Zen Chang, Albert Wan, Yu-Sheng Hsieh
-
Patent number: 11855029Abstract: A system and method for connecting semiconductor dies is provided. An embodiment comprises connecting a first semiconductor die with a first width to a second semiconductor die with a larger second width and that is still connected to a semiconductor wafer. The first semiconductor die is encapsulated after it is connected, and the encapsulant and first semiconductor die are thinned to expose a through substrate via within the first semiconductor die. The second semiconductor die is singulated from the semiconductor wafer, and the combined first semiconductor die and second semiconductor die are then connected to another substrate.Type: GrantFiled: June 10, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Chen-Hua Yu, Sen-Bor Jan
-
Patent number: 11855065Abstract: Stacked semiconductor die assemblies with support members and associated systems and methods are disclosed herein. In one embodiment, a semiconductor die assembly can include a package substrate, a first semiconductor die attached to the package substrate, and a plurality of support members also attached to the package substrate. The plurality of support members can include a first support member and a second support member disposed at opposite sides of the first semiconductor die, and a second semiconductor die can be coupled to the support members such that at least a portion of the second semiconductor die is over the first semiconductor die.Type: GrantFiled: August 23, 2021Date of Patent: December 26, 2023Assignee: Micron Technology, Inc.Inventors: Hong Wan Ng, Seng Kim Ye
-
Patent number: 11837529Abstract: A packaged integrated circuit (IC) includes a leadframe including a die pad and leads around the die pad, an analog IC die having first bond pads on its active top side, and a second circuit including second circuit bond pads attached to the analog IC die by an attachment layer configured as a ring with a hollow center that provides an inner gap. A bottom side of the analog IC or the second circuit is attached to the die pad. Bond wires couple at least some of the first bond pads or some of the second circuit bond pads to the leads, and there is a second coupling between others of the second circuit bond pads and others of the first bond pads. A mold compound is for encapsulating the second circuit and the analog IC.Type: GrantFiled: March 18, 2022Date of Patent: December 5, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Barry Jon Male, Paul Merle Emerson, Sandeep Shylaja Krishnan
-
Patent number: 11824035Abstract: A semiconductor device includes a first adsorption layer, a first bonding layer, a second bonding layer, and a second adsorption layer stacked on a first substrate, and a conductive pattern structure penetrating through the first adsorption layer, the first bonding layer, the second bonding layer and the second adsorption layer. The first and second bonding layers are in contact with each other, and each of the first and second adsorption layers includes a low-? dielectric material.Type: GrantFiled: May 27, 2022Date of Patent: November 21, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jaehyung Park, Seokho Kim, Hoonjoo Na, Kwangjin Moon, Kyuha Lee, Joohee Jang
-
Patent number: 11817388Abstract: The disclosure provides an electronic apparatus. The electronic apparatus includes a substrate, a first metal layer, an insulating layer, a first conductor, an electronic assembly and a transistor circuit die. The first metal layer is disposed on the substrate. The insulating layer is disposed on the substrate. The first conductor is formed in a first via of the insulating layer. The electronic assembly is disposed on the substrate and electrically connected to the first metal layer through the first conductor. The transistor circuit die is electrically connected to the first metal layer.Type: GrantFiled: June 28, 2022Date of Patent: November 14, 2023Assignee: Innolux CorporationInventors: Tang Chin Hung, Chin-Lung Ting, Chung-Kuang Wei, Ker-Yih Kao, Tong-Jung Wang, Chih-Yung Hsieh, Hao Jung Huang, I-Yin Li, Chia-Chi Ho, Yi Hung Lin, Cheng-Hsu Chou, Chia-Ping Tseng
-
Patent number: 11817417Abstract: A semiconductor device includes a semiconductor die with a metallization layer including a first metal with a comparatively high melting point, a die carrier including a second metal with a comparatively high melting point, a first intermetallic compound arranged between the semiconductor die and the die carrier and including the first metal and a third metal with a comparatively low melting point, a second intermetallic compound arranged between the first intermetallic compound and the die carrier and including the second metal and the third metal, and precipitates of a third intermetallic compound arranged between the first intermetallic compound and the second intermetallic compound and including the third metal and a fourth metal with a comparatively high melting point.Type: GrantFiled: October 5, 2020Date of Patent: November 14, 2023Assignee: Infineon Technologies Austria AGInventor: Alexander Heinrich
-
Patent number: 11791434Abstract: An electronic package is provided. The electronic package includes a carrier, a first electronic component, a bonding element, and a barrier. The carrier has a conductive layer. The first electronic component is disposed adjacent to the carrier and has a first terminal and a second terminal. The bonding element is configured to electrically connect the conductive layer to the first terminal. The barrier is configured to avoid electrically bypassing an electrical path in the first electronic component and between the first terminal and the second terminal.Type: GrantFiled: November 9, 2021Date of Patent: October 17, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Jun-Wei Chen, Yu-Yuan Yeh, Hsu-Nan Fang
-
Patent number: 11791301Abstract: A chip package structure is provided. The chip package structure includes a first redistribution structure having a first surface and a second surface opposite to the first surface. The chip package structure includes a first chip over the first surface. The chip package structure includes a first conductive bump connected between the first chip and the first redistribution structure. The chip package structure includes a first conductive pillar over the first surface and electrically connected to the first redistribution structure. The chip package structure includes a second chip over the second surface. The chip package structure includes a second conductive bump connected between the second chip and the first redistribution structure. The chip package structure includes a second conductive pillar over the second surface and electrically connected to the first redistribution structure.Type: GrantFiled: December 17, 2021Date of Patent: October 17, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shin-Puu Jeng, Shuo-Mao Chen, Feng-Cheng Hsu
-
Patent number: 11765833Abstract: A substrate having an electronic component embedded therein includes first and second insulating layers including first and second cavities, respectively, first and second electronic components disposed within the first and second cavities, respectively, a first adhesive layer disposed between the first and second insulating layers, and a connection member penetrating through at least a portion of the first adhesive layer. One end and the other end of the connection member are connected to the first and second electronic components, respectively.Type: GrantFiled: February 25, 2022Date of Patent: September 19, 2023Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Myeong Hui Jung, Seung Eun Lee, Yong Hoon Kim
-
Patent number: 11760059Abstract: A method of bonding includes using a bonding layer having a fluorinated oxide. Fluorine may be introduced into the bonding layer by exposure to a fluorine-containing solution, vapor or gas or by implantation. The bonding layer may also be formed using a method where fluorine is introduced into the layer during its formation. The surface of the bonding layer is terminated with a desired species, preferably an NH2 species. This may be accomplished by exposing the bonding layer to an NH4OH solution. High bonding strength is obtained at room temperature. The method may also include bonding two bonding layers together and creating a fluorine distribution having a peak in the vicinity of the interface between the bonding layers. One of the bonding layers may include two oxide layers formed on each other. The fluorine concentration may also have a second peak at the interface between the two oxide layers.Type: GrantFiled: July 24, 2019Date of Patent: September 19, 2023Assignee: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.Inventor: Qin-Yi Tong
-
Patent number: 11764095Abstract: A wet alignment method for a micro-semiconductor chip and a display transfer structure are provided. The wet alignment method for a micro-semiconductor chip includes: supplying a liquid to a transfer substrate including a plurality of grooves; supplying the micro-semiconductor chip onto the transfer substrate; scanning the transfer substrate by using an absorber capable of absorbing the liquid. According to the wet alignment method, the micro-semiconductor chip may be transferred onto a large area.Type: GrantFiled: May 19, 2021Date of Patent: September 19, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyungwook Hwang, Junsik Hwang
-
Patent number: 11756944Abstract: A semiconductor wafer includes unit regions that are repeatedly arranged, and each unit region of the unit regions includes: at least one first chip region; and at least one second chip region spaced apart from the at least one first chip region by a scribe line, wherein a first area size of each of the at least one first chip region is different from a second area size of each of the at least one second chip region from a planar viewpoint.Type: GrantFiled: September 17, 2020Date of Patent: September 12, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang-Bum Kim, Sung Hoon Kim, Dae Seok Byeon
-
Patent number: 11749609Abstract: A semiconductor device according to an embodiment of the present disclosure includes: a first substrate including a first junction portion; and a second substrate including a second junction portion. The second junction portion is joined to the first junction portion. The first substrate further includes a first multilayer wiring layer in which one surface of a first wiring line faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer. The first multilayer wiring layer is electrically coupled to the first junction portion via the first insulating layer. The first wiring line is formed closest to a junction surface with the second substrate. The second insulating layer has a lower relative dielectric constant than a relative dielectric constant of the first insulating layer.Type: GrantFiled: June 11, 2019Date of Patent: September 5, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Hiroyuki Kawashima, Ryoichi Nakamura, Yoshihisa Kagawa, Yuusaku Kobayashi
-
Patent number: 11749718Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes a heat transfer layer disposed over a substrate, a channel material layer, a gate structure and source and drain terminals. The channel material layer has a first surface and a second surface opposite to the first surface, and the channel material layer is disposed on the heat transfer layer with the first surface in contact with the heat transfer layer. The gate structure is disposed above the channel material layer. The source and drain terminals are in contact with the channel material layer and located at two opposite sides of the gate structure.Type: GrantFiled: June 18, 2021Date of Patent: September 5, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Tse Hung, Ang-Sheng Chou, Hung-Li Chiang, Tzu-Chiang Chen, Chao-Ching Cheng
-
Patent number: 11749565Abstract: A method of manufacturing a semiconductor device includes forming a first recess in a first wafer. The first recess is at a first front-side surface of the first wafer and exposes a first interconnect structure in the first wafer. A second recess is formed in a second wafer. The second recess is at a second front-side surface of the second wafer. The first recess is filled with a first polymer. The second recess is filled with a second polymer. The first front-side surface of the first wafer is bonded with the second front-side surface of the second wafer such that the first polymer is bonded to the second polymer. The first polymer in the first recess and the second polymer in the second recess are removed. A metal is deposited in the first recess and the second recess.Type: GrantFiled: August 30, 2021Date of Patent: September 5, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Hsih-Yang Chiu
-
Patent number: 11750089Abstract: A power semiconductor package comprises a lead frame, a semiconductor chip, and a molding encapsulation. The lead frame comprises an elevated section comprising a source section; a drain section; and a plurality of leads. The semiconductor chip includes a metal-oxide-semiconductor field-effect transistor (MOSFET) disposed over the lead frame. The semiconductor chip comprises a source electrode, a drain electrode, and a gate electrode. The source electrode of the semiconductor chip is electrically and mechanically connected to the source section of the elevated section of the lead frame. The semiconductor chip is served as a low side field-effect transistor as a flipped-chip connected to a heat sink by a first thermal interface material. A high side field-effect transistor is connected to the heat sink by a second thermal interface material. The low side field-effect transistor and the high side field-effect transistor are mounted on a printed circuit board.Type: GrantFiled: October 28, 2021Date of Patent: September 5, 2023Assignee: ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LPInventors: Ziwei Yu, Lin Chen, Zhiqiang Niu
-
Patent number: 11735567Abstract: Stitched die packaging techniques and structures are described in which reconstituted chips are formed using wafer reconstitution and die-stitching techniques. In an embodiment, a chip includes a reconstituted chip-level back end of the line (BEOL) build-up structure to connect a die set embedded in an inorganic gap fill material.Type: GrantFiled: September 24, 2021Date of Patent: August 22, 2023Assignee: Apple Inc.Inventors: Sanjay Dabral, Jun Zhai, Kwan-Yu Lai, Kunzhong Hu, Vidhya Ramachandran
-
Patent number: 11728238Abstract: A semiconductor package includes a redistribution structure, at least one semiconductor device and a plurality of heat dissipation films. The at least one semiconductor device is mounted on the redistribution structure. The plurality of heat dissipation films are disposed on the at least one semiconductor device in a side by side manner and jointly cover an upper surface of the at least one semiconductor device. A manufacturing method of the semiconductor package is also provided.Type: GrantFiled: July 29, 2019Date of Patent: August 15, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ting-Yu Yeh, Cing-He Chen, Kuo-Chiang Ting, Weiming Chris Chen, Chia-Hao Hsu
-
Patent number: 11728327Abstract: In an embodiment, a method includes: bonding a back side of a first memory device to a front side of a second memory device with dielectric-to-dielectric bonds and with metal-to-metal bonds; after the bonding, forming first conductive bumps through a first dielectric layer at a front side of the first memory device, the first conductive bumps raised from a major surface of the first dielectric layer; testing the first memory device and the second memory device using the first conductive bumps; and after the testing, attaching a logic device to the first conductive bumps with reflowable connectors.Type: GrantFiled: February 12, 2021Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chen-Hua Yu, Chung-Hao Tsai, Chuei-Tang Wang
-
Patent number: 11721579Abstract: A method includes forming a metal seed layer over a first conductive feature of a wafer, forming a patterned photo resist on the metal seed layer, forming a second conductive feature in an opening in the patterned photo resist, and heating the wafer to generate a gap between the second conductive feature and the patterned photo resist. A protection layer is plated on the second conductive feature. The method further includes removing the patterned photo resist, and etching the metal seed layer.Type: GrantFiled: June 30, 2022Date of Patent: August 8, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Da Cheng, Wen-Hsiung Lu, Chin Wei Kang, Yung-Han Chuang, Lung-Kai Mao, Yung-Sheng Lin
-
Patent number: 11715645Abstract: A method for fabricating a semiconductor package, the method including: forming a release layer on a first carrier substrate, wherein the release layer includes a first portion and a second portion, wherein the first portion has a first thickness, and the second portion has a second thickness thicker than the first thickness; forming a barrier layer on the release layer; forming a redistribution layer on the barrier layer, wherein the redistribution layer includes wirings and an insulating layer; mounting a semiconductor chip on the redistribution layer; forming a molding layer on the redistribution layer to at least partially surround the semiconductor chip; attaching a second carrier substrate onto the molding layer; removing the first carrier substrate and the release layer; removing the barrier layer; and attaching a solder ball onto the redistribution layer exposed by removal of the barrier layer and the second portion of the release layer.Type: GrantFiled: March 28, 2022Date of Patent: August 1, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung-Ho Park, Jin-Woo Park, Seok Hyun Lee, Jae Gwon Jang, Gwang Jae Jeon