Conductive Materials Containing Semiconductor Material (epo) Patents (Class 257/E23.073)
-
Patent number: 9012886Abstract: According to one embodiment, a semiconductor light emitting device includes: a first semiconductor layer; a second semiconductor layer; and a light emitting layer provided between the first and the second semiconductor layers. The first semiconductor layer includes a nitride semiconductor, and is of an n-type. The second semiconductor layer includes a nitride semiconductor, and is of a p-type. The light emitting layer includes: a first well layer; a second well layer provided between the first well layer and the second semiconductor layer; a first barrier layer provided between the first and the second well layers; and a first Al containing layer contacting the second well layer between the first barrier layer and the second well layer and containing layer containing Alx1Ga1-x1N (0.1?x1?0.35).Type: GrantFiled: March 14, 2013Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Jongil Hwang, Shinji Saito, Rei Hashimoto, Shinya Nunoue
-
Patent number: 8878216Abstract: A light emitting diode (LED) module includes a substrate, an LED disposed on the substrate, a phosphor layer disposed on the LED, and a lens disposed on the substrate. The substrate has a recess defined therein. The lens is fastened to the substrate through the recess. A manufacturing method for the LED includes forming the recess in the substrate, mounting the LED on the substrate, forming the phosphor layer on the LED, and forming the lens directly on the substrate such that the lens is fastened to the substrate through the recess.Type: GrantFiled: July 25, 2012Date of Patent: November 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Jae Sung You
-
Patent number: 8704369Abstract: A method includes forming a patterned buildup layer on a first surface of a dielectric layer, the patterned buildup layer including a patterned buildup layer opening exposing a trace coupled to the dielectric layer. A conductor layer is flash plated on the patterned buildup layer and within the patterned buildup layer opening. The patterned buildup layer opening is filled with a blanket conductive filler layer. The blanket conductive filler layer and the conductor layer are planarized to form a flip chip bump.Type: GrantFiled: February 12, 2013Date of Patent: April 22, 2014Inventors: Ronald Patrick Huemoeller, Roger D. St. Amand, Robert Francis Darveaux
-
Publication number: 20130264712Abstract: A semiconductor package including a substrate, a semiconductor device, a protection layer, a bonding wire, and a molding compound is provided. The substrate has a contact pad and a solder mask, and the contact pad is exposed from the solder mask. The semiconductor device is disposed on the substrate. The protection layer is disposed on the contact pad. The bonding wire connects the semiconductor device to the contact pad. An end of the bonding wire penetrates the protection layer and bonds with a portion of a surface of the contact pad to form a bonding region. The protection layer covers an entire surface of the contact pad except the bonding region. The molding compound covers the semiconductor device, the contact pad, and the bonding wire.Type: ApplicationFiled: April 6, 2012Publication date: October 10, 2013Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Ta-Chun Lee
-
Publication number: 20120235310Abstract: The invention includes semiconductor packages having grooves within a semiconductor die backside; and includes semiconductor packages utilizing carbon nanostructures (such as, for example, carbon nanotubes) as thermally conductive interface materials. The invention also includes methods of cooling a semiconductor die in which coolant is forced through grooves in a backside of the die, and includes methods of making semiconductor packages.Type: ApplicationFiled: May 31, 2012Publication date: September 20, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Chandra Mouli, Gurtej S. Sandhu
-
Patent number: 8076779Abstract: A pad structure and passivation scheme which reduces or eliminates IMC cracking in post wire bonded dies during Cu/Low-k BEOL processing. A thick 120 nm barrier layer can be provided between a 1.2 ?m aluminum layer and copper. Another possibility is to effectively split up the barrier layer, where the aluminum layer is disposed between the two barrier layers. The barrier layers may be 60 nm while the aluminum layer which is disposed between the barrier layers may be 0.6 ?m. Another possibility is provide an extra 0.6 ?m aluminum layer on the top barrier layer. Still another possibility is to provide an extra barrier layer on the top-most aluminum layer, such that a top barrier layer of 60 nm is provided on a 0.6 ?m aluminum layer, followed by another harrier layer of 60 nm, another aluminum layer of 0.6 ?m and another barrier layer of 60 nm.Type: GrantFiled: November 8, 2005Date of Patent: December 13, 2011Assignee: LSI CorporationInventors: Sey-Shing Sun, Jayanthi Pallinti, Dilip Vijay, Hemanshu Bhatt, Hong Ying, Chiyi Kao, Peter Burke
-
Patent number: 7932170Abstract: A method includes forming a patterned buildup layer on a first surface of a dielectric layer, the patterned buildup layer including a patterned buildup layer opening exposing a trace coupled to the dielectric layer. A conductor layer is flash plated on the patterned buildup layer and within the patterned buildup layer opening. The patterned buildup layer opening is filled with a blanket conductive filler layer. The blanket conductive filler layer and the conductor layer are planarized to form a flip chip bump.Type: GrantFiled: June 23, 2008Date of Patent: April 26, 2011Assignee: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, Roger D. St. Amand, Robert Francis Darveaux
-
Publication number: 20110018135Abstract: A wire is electrically connected to an electrical bonding pad of an integrated circuit chip and electronic device through an intermediate electrical interconnect block that is interposed between the electrical bonding pad and one end of the electrical lead wire.Type: ApplicationFiled: July 26, 2010Publication date: January 27, 2011Applicant: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Romain Coffy, Fabien Quercia