Ferroelectric Non-volatile Memory Structure (epo) Patents (Class 257/E27.104)
-
Patent number: 8536067Abstract: A memory element is formed by providing an organic compound between a pair of upper and lower electrodes. However, when the electrode is formed over a layer containing an organic compound, a temperature is limited because the layer containing the organic compound can be influenced depending on a temperature for forming the electrode. A forming method for the electrode is limited due to this limitation of a temperature. Therefore, there are problems that an expected electrode cannot be formed, and miniaturization of an element is inhibited. A semiconductor device includes a memory element and a switching element which are provided over a substrate having an insulating surface. The memory element includes first and second electrodes, and a layer containing an organic compound, which are provided on the same plane. A current flows from the first electrode to the second electrode. The first electrode is electrically connected to the switching element.Type: GrantFiled: June 10, 2011Date of Patent: September 17, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kiyoshi Kato, Takehisa Sato
-
Patent number: 8518791Abstract: Disclosed is a non-volatile, ferroelectric random access memory (F-RAM) device and a method for fabricating the same in the form of a damascene self-aligned F-RAM device comprising a PZT capacitor built on the sidewalls of an oxide trench, while allowing for the simultaneous formation of two ferroelectric sidewall capacitors.Type: GrantFiled: August 8, 2012Date of Patent: August 27, 2013Assignee: Cypress Semiconductor CorporationInventors: Shan Sun, Thomas E. Davenport, John Cronin
-
Patent number: 8518792Abstract: Disclosed is a non-volatile, ferroelectric random access memory (F-RAM) device and a method for fabricating a damascene self-aligned F-RAM that allows for the formation of a ferroelectric capacitor with separated PZT layers aligned with a preexisting, three dimensional (3-D) transistor structure.Type: GrantFiled: August 8, 2012Date of Patent: August 27, 2013Assignee: Cypress Semiconductor CorporationInventors: Shan Sun, Thomas E. Davenport, John Cronin
-
Patent number: 8519376Abstract: Nonvolatile resistive memory devices are disclosed. In some embodiments, the memory devices comprise multilayer structures including electrodes, one or more resistive storage layers, and separation layers. The separation layers insulate the resistive storage layers to prevent charge leakage from the storage layers and allow for the use of thin resistive storage layers. In some embodiments, the nonvolatile resistive memory device includes a metallic multilayer comprising two metallic layers about an interlayer. A dopant at an interface of the interlayer and metallic layers can provide a switchable electric field within the multilayer.Type: GrantFiled: October 27, 2009Date of Patent: August 27, 2013Assignee: Seagate Technology LLCInventors: Dimitar Velikov Dimitrov, Insik Jin, Haiwen Xi
-
Patent number: 8497544Abstract: A memory module includes multiple memory devices mounted to a substrate and one or more discrete heating elements disposed in thermal contact with the memory devices. Each of the memory devices includes charge-storing memory cells subject to operation-induced defects that degrade ability of the memory cells to store data. The discrete heating elements, or single discrete heating element, heats the memory devices to a temperature that anneals the defects.Type: GrantFiled: June 1, 2012Date of Patent: July 30, 2013Assignee: Rambus Inc.Inventors: Gary B. Bronner, Ming Li, Donald R. Mullen, Frederick Ware, Kevin S. Donnelly
-
Patent number: 8492875Abstract: A nonvolatile memory apparatus includes a first electrode, a second electrode, a variable resistance layer, a resistance value of the variable resistance layer reversibly varying between a plurality of resistance states based on an electric signal applied between the electrodes. The variable resistance layer includes at least a tantalum oxide, and is configured to satisfy 0 <x<2.5 when the tantalum oxide is represented by TaOx; and wherein when a resistance value between the electrodes is in the low-resistance state is RL, a resistance value between the electrodes is in the high-resistance state is RH, and a resistance value of a portion other than the variable resistance layer in a current path connecting a first terminal to a second terminal via the first electrode, the variable resistance layer and the second electrode, is R0, R0 satisfies RL <R0.Type: GrantFiled: May 30, 2012Date of Patent: July 23, 2013Assignee: Panasonic CorporationInventors: Koichi Osano, Satoru Fujii, Shunsaku Muraoka
-
Patent number: 8482970Abstract: A multi-bit spin torque magnetic element that has a ferromagnetic pinned layer having a pinned magnetization orientation, a non-magnetic layer, and a ferromagnetic free layer having a magnetization orientation switchable among at least four directions, the at least four directions being defined by a physical shape of the free layer. The magnetic element has at least four distinct resistance states. Magnetic elements with at least eight magnetization directions are also provided.Type: GrantFiled: September 29, 2011Date of Patent: July 9, 2013Assignee: Seagate Technology LLCInventor: Dimitar V. Dimitrov
-
Patent number: 8482044Abstract: An aspect of the present disclosure, there is provided semiconductor memory device including a ferroelectric capacitor and a field effect transistor as a memory cell, the ferroelectric capacitor including a lower electrode connected to one of the pair of the impurity diffusion layers, a bit line formed below the lower electrode, wherein each of the memory cells shares the bit line contact with an adjacent memory cell at one side in the first direction to connect to the bit line, and three of the word lines are formed between the bit line contacts in the first direction.Type: GrantFiled: March 10, 2010Date of Patent: July 9, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Hamamoto
-
Patent number: 8455923Abstract: An integrated circuit formed of nonvolatile memory array circuits, logic circuits and linear analog circuits is formed on a substrate. The nonvolatile memory array circuits, the logic circuits and the linear analog circuits are separated by isolation regions formed of a shallow trench isolation. The nonvolatile memory array circuits are formed in a triple well structure. The nonvolatile memory array circuits are NAND-based NOR memory circuits formed of at least two floating gate transistors that are serially connected such that at least one of the floating gate transistors functions as a select gate transistor to prevent leakage current through the charge retaining transistors when the charge retaining transistors is not selected for reading. Each column of the NAND-based NOR memory circuits are associated with and connected to one bit line and one source line.Type: GrantFiled: June 29, 2011Date of Patent: June 4, 2013Assignee: Aplus Flash Technology, Inc.Inventors: Peter Wung Lee, Han-Rei Ma, Fu-Chang Hsu
-
Patent number: 8455935Abstract: A ferroelectric film comprising polyaminodifluoroborane (PADFB). Also a memory device utilizing the ferroelectric film, a method of fabricating a ferroelectric polymer and a ferroelectric solution.Type: GrantFiled: May 29, 2009Date of Patent: June 4, 2013Assignees: Sony Corporation, Agency for Science, Technology, and ResearchInventors: Takehisa Ishida, Sunil Madhukar Bhangale, Han Hong, Christina Li Lin Chai
-
Patent number: 8455266Abstract: A memory device and method for manufacturing the memory device are provided. The memory device including a first electrode, a first ferroelectric polymer layer over the first electrode, a second electrode over the first ferroelectric polymer layer, a second ferroelectric polymer layer over the second electrode, a third electrode over the second ferroelectric polymer layer, and a protective layer between the first and second ferroelectric polymer layers. The first, second and third electrodes and the first and second ferroelectric polymer layers define first and second ferroelectric capacitor structures, the second electrode being common to the first and second ferroelectric capacitor structures.Type: GrantFiled: February 5, 2008Date of Patent: June 4, 2013Assignee: Sony CorporationInventors: Sunil Madhukar Bhangale, Takehisa Ishida
-
Patent number: 8450168Abstract: Ferro-electric capacitor modules, methods of manufacture and design structures. The method of manufacturing the ferro-electric capacitor includes forming a barrier layer on an insulator layer of a CMOS structure. The method further includes forming a top plate and a bottom plate over the barrier layer. The method further includes forming a ferro-electric material between the top plate and the bottom plate. The method further includes encapsulating the barrier layer, top plate, bottom plate and ferro-electric material with an encapsulating material. The method further includes forming contacts to the top plate and bottom plate, through the encapsulating material. At least the contact to the top plate and a contact to a diffusion of the CMOS structure are in electrical connection through a common wire.Type: GrantFiled: June 25, 2010Date of Patent: May 28, 2013Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Matthew D. Moon, William J. Murphy, James S. Nakos, Paul W. Pastel, Brett A. Philips
-
Patent number: 8440471Abstract: A method of flash-RAM memory includes non-volatile random access memory (RAM) formed on a monolithic die and non-volatile page-mode memory formed on top of the non-volatile RAM, the non-volatile page-mode memory and the non-volatile RAM reside on the monolithic die. The non-volatile RAM is formed of stacks of magnetic memory cells arranged in three-dimensional form for higher density and lower costs.Type: GrantFiled: January 6, 2012Date of Patent: May 14, 2013Assignee: Avalanche Technology, Inc.Inventors: Rajiv Yadav Ranjan, Parviz Keshtbod, Mahmud Assar
-
Patent number: 8405134Abstract: The output voltage of an MRAM is increased by means of an Fe(001)/MgO(001)/Fe(001) MTJ device, which is formed by microfabrication of a sample prepared as follows: A single-crystalline MgO (001) substrate is prepared. An epitaxial Fe(001) lower electrode (a first electrode) is grown on a MgO(001) seed layer at room temperature, followed by annealing under ultrahigh vacuum. A MgO(001) barrier layer is epitaxially formed on the Fe(001) lower electrode (the first electrode) at room temperature, using a MgO electron-beam evaporation. A Fe(001) upper electrode (a second electrode) is then formed on the MgO(001) barrier layer at room temperature. This is successively followed by the deposition of a Co layer on the Fe(001) upper electrode (the second electrode). The Co layer is provided so as to increase the coercive force of the upper electrode in order to realize an antiparallel magnetization alignment.Type: GrantFiled: February 20, 2012Date of Patent: March 26, 2013Assignees: Japan Science and Technology Agency, National Institute of Advanced Industrial Science and TechnologyInventor: Shinji Yuasa
-
Patent number: 8399875Abstract: A nonvolatile memory element including a resistance variable element configured to reversibly change between a low-resistance state and a high-resistance state in response to electric signals with different polarities; and a current controlling element configured such that when a current flowing when a voltage whose absolute value is a first value which is larger than 0 and smaller than a predetermined voltage value and whose polarity is a first polarity is applied is a first current and a current flowing when a voltage whose absolute value is the first value and whose polarity is a second polarity is applied is a second current, the first current is higher than the second current, and the resistance variable element is connected with the current controlling element such that the first polarity voltage is applied to the current controlling element when the resistance variable element changes from the low-resistance to the high-resistance state.Type: GrantFiled: June 21, 2012Date of Patent: March 19, 2013Assignee: Panasonic CorporationInventors: Takumi Mikawa, Kiyotaka Tsuji, Takashi Okada
-
Publication number: 20130037872Abstract: Disclosed is a non-volatile, ferroelectric random access memory (F-RAM) device and a method for fabricating a damascene self-aligned F-RAM that allows for the formation of a ferroelectric capacitor with separated PZT layers aligned with a preexisting, three dimensional (3-D) transistor structure.Type: ApplicationFiled: August 8, 2012Publication date: February 14, 2013Applicant: Ramtron International CorporationInventors: Shan SUN, Thomas E. DAVENPORT, John CRONIN
-
Patent number: 8372662Abstract: A nonvolatile ferroelectric perpendicular electrode cell comprises a ferroelectric capacitor and a serial PN diode switch. The ferroelectric capacitor includes a word line perpendicular electrode as a first electrode and a storage perpendicular electrode as a second electrode apart at a predetermined interval from the word line perpendicular electrode to have a column type, where a ferroelectric material is filled in a space where the first electrode are separated from the second electrode. The serial PN diode switch, which is connected between a bit line and the ferroelectric capacitor, selectively switches a current direction between the bit line and the ferroelectric capacitor depending on voltage change between the bit line and the ferroelectric capacitor.Type: GrantFiled: April 27, 2009Date of Patent: February 12, 2013Assignee: Hynix Semiconductor Inc.Inventor: Hee Bok Kang
-
Patent number: 8368132Abstract: Provided is a ferroelectric memory including a silicon substrate, a transistor formed on the silicon substrate, and a ferroelectric capacitor formed above the transistor. The ferroelectric capacitor includes a lower electrode, a ferroelectric film formed on the lower electrode, an upper electrode formed on the ferroelectric film, and a metal film formed on the upper electrode.Type: GrantFiled: September 1, 2010Date of Patent: February 5, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Patent number: 8362533Abstract: According to an aspect of the present invention, there is provided a semiconductor device including: a transistor including: a source, a drain and a gate; first and second plugs on the source and the drain; a third plug on the gate to have a top face higher than that of the first plug; an interlayer insulating film covering the transistor and the first to the third plugs; a ferroelectric capacitor on the interlayer insulating film, one electrode thereof being connected to the first plug; a barrier film covering surfaces of the ferroelectric capacitor and the interlayer insulating film to prevent a substance affecting the ferroelectric capacitor from entering therethrough; and fourth and fifth plugs disposed on the second and the third plugs and connected thereto through connection holes formed in the barrier film.Type: GrantFiled: August 26, 2010Date of Patent: January 29, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Tohru Ozaki
-
Patent number: 8362534Abstract: Flux-closed spin-transfer torque memory having a specular insulative spacer is disclosed. A flux-closed spin-transfer torque memory unit includes a multilayer free magnetic element including a first free magnetic layer anti-ferromagnetically coupled to a second free magnetic layer through an electrically insulating and electronically reflective layer. An electrically insulating and non-magnetic tunneling barrier layer separates the free magnetic element from a reference magnetic layer.Type: GrantFiled: May 25, 2011Date of Patent: January 29, 2013Assignee: Seagate Technology LLCInventors: Yuankai Zheng, Dimitar V. Dimitrov
-
Patent number: 8354701Abstract: A method for fabricating a ferroelectric memory device, including terminating a surface of the interlayer insulation film and a surface of the contact plug with an OH group; forming a layer containing Si, oxygen and a CH group on the surface of the interlayer insulation film and the contact hole terminated with the OH group by coating a Si compound containing a Si atom and a CH group in a molecule thereof; converting the layer containing Si, oxygen and the CH group to a layer containing nitrogen at a surface thereof, by substituting the CH group in the layer containing Si, oxygen and the CH group at least at a surface part thereof with nitrogen atoms; and forming a layer showing self-orientation on the surface containing nitrogen.Type: GrantFiled: July 30, 2010Date of Patent: January 15, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Naoya Sashida
-
Patent number: 8350306Abstract: A wiring substrate in which a capacitor is provided, the capacitor comprising a capacitor body including a plurality of dielectric layers and internal electrode layers provided between the different dielectric layers, wherein said capacitor body has, in at least one side face of said capacitor body, recesses extending in a thickness direction of said capacitor body from at least one of a first principal face of said capacitor body and a second principal face positioned on the side opposite to the first principal face.Type: GrantFiled: November 22, 2010Date of Patent: January 8, 2013Assignee: NGK Spark Plug Co., Ltd.Inventors: Motohiko Sato, Kazuhiro Hayashi, Kenji Murakami, Motonobu Kurahashi, Yusuke Kaieda, Jun Otsuka, Manabu Sato
-
Patent number: 8344434Abstract: The present invention provides a method for manufacturing a semiconductor device, including the steps of: forming a first ferroelectric film on a first conductive film by a film-forming method including at least a step of forming a film by a sol-gel method; forming a second ferroelectric film on the first ferroelectric film by a sputtering method; forming a second conductive film on the second ferroelectric film; and forming a capacitor provided with a lower electrode, a capacitor dielectric film and an upper electrode by patterning the first conductive film, the first and second ferroelectric films and the second conductive film.Type: GrantFiled: May 4, 2011Date of Patent: January 1, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Wensheng Wang, Yoshimasa Horii
-
Patent number: 8319263Abstract: The output voltage of an MRAM is increased by means of an Fe(001)/MgO(001)/Fe(001) MTJ device, which is formed by microfabrication of a sample prepared by the following steps. A single-crystalline MgO (001) substrate 11 is prepared. An epitaxial Fe(001) lower electrode (a first electrode) 17 with the thickness of 50 nm is grown on a MgO(001) seed layer 15 at room temperature, followed by annealing under ultrahigh vacuum (2×10?8 Pa) and at 350° C. A MgO(001) barrier layer 21 with the thickness of 2 nm is epitaxially formed on the Fe(001) lower electrode (the first electrode) at room temperature, using a MgO electron-beam evaporation. A Fe(001) upper electrode (a second electrode) with the thickness of 10 nm is then formed on the MgO(001) barrier layer 21 at room temperature. This is successively followed by the deposition of a Co layer 21 with the thickness of 10 nm on the Fe(001) upper electrode (the second electrode) 23.Type: GrantFiled: September 30, 2010Date of Patent: November 27, 2012Assignees: Japan Science and Technology Agency, National Institute of Advanced Industrial Science and TechnologyInventor: Shinji Yuasa
-
Patent number: 8304823Abstract: A method for manufacturing an integrated circuit including a ferroelectric memory cell is disclosed. One embodiment of the method includes: forming a amorphous oxide layer over a carrier, the amorphous layer including: O and any of the group of: Hf, Zr and (Hf,Zr), forming a covering layer on the amorphous layer, and heating the amorphous layer up to a temperature above its crystallization temperature to at least partly alter its crystal state from amorphous to crystalline, resulting in a crystallized oxide layer.Type: GrantFiled: April 21, 2008Date of Patent: November 6, 2012Assignee: NaMLab gGmbHInventor: Tim Boescke
-
Patent number: 8274152Abstract: A transistor is formed on a semiconductor substrate, and thereafter a first insulating film is formed. Subsequently, a ferroelectric capacitor is formed on the first insulating film, and then a second insulating film is formed on the ferroelectric capacitor. Thereafter, the upper surface of the second insulating film is planarized. Subsequently, a contact hole which reaches one of impurity regions of the transistor is formed, and thus a plug is formed by embedding a conductor in the contact hole. Thereafter, a hydrogen barrier layer is formed of aluminum oxide or the like. Then, a third insulating film is formed on the hydrogen barrier layer. Subsequently, contact holes which are connected to the ferroelectric capacitor and the plug are formed. Thereafter, a conductor is embedded in the contact holes, and thus interconnections are formed.Type: GrantFiled: November 16, 2006Date of Patent: September 25, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Publication number: 20120228739Abstract: An integrated circuit containing a FeCap array. The FeCap array is at least partially surrounded on the sides by hydrogen barrier walls and on the top by a hydrogen barrier top plate. A method for at least partially enclosing a FeCap array with hydrogen barrier walls and a hydrogen barrier top plate.Type: ApplicationFiled: May 24, 2012Publication date: September 13, 2012Applicant: Texas Instruments IncorporatedInventors: Kezhakkedath R. Udayakumar, Scott R. Summerfelt, Ted S. Moise, Manoj K. Jain
-
Publication number: 20120228634Abstract: A combined semiconductor device performs low conduction loss and low recovery loss characteristics suited to a circuit technology in a soft switching mode at a low cost. The device has a SJ-MOSFET and a wide band gap Schottky barrier diode connected in parallel to a built-in body diode in the SJ-MOSFET. The device includes a MOS type semiconductor element having a superjunction structure and a wide band gap Schottky barrier diode antiparallel-connected to the MOS type semiconductor element. The MOS type semiconductor element has a resistance section series-connected to a built-in body diode in the element. A resistance value of the resistance section is such a value that the forward voltage drop of the built-in body diode in the MOS type semiconductor element is higher than the forward voltage drop of the wide band gap Schottky barrier diode at a rated current of the MOS type semiconductor element.Type: ApplicationFiled: March 1, 2012Publication date: September 13, 2012Applicant: FUJI ELECTRIC CO., LTD.Inventors: Akio SUGI, Tatsuhiko Fujihira
-
Publication number: 20120228684Abstract: A transistor is formed on a semiconductor substrate, and thereafter a first insulating film is formed. Subsequently, a ferroelectric capacitor is formed on the first insulating film, and then a second insulating film is formed on the ferroelectric capacitor. Thereafter, the upper surface of the second insulating film is planarized. Subsequently, a contact hole which reaches one of impurity regions of the transistor is formed, and thus a plug is formed by embedding a conductor in the contact hole. Thereafter, a hydrogen barrier layer is formed of aluminum oxide or the like. Then, a third insulating film is formed on the hydrogen barrier layer. Subsequently, contact holes which are connected to the ferroelectric capacitor and the plug are formed. Thereafter, a conductor is embedded in the contact holes, and thus interconnections are formed.Type: ApplicationFiled: May 18, 2012Publication date: September 13, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Kouichi Nagai
-
Patent number: 8257984Abstract: A ferroelectric capacitor and a method of manufacturing the same are provided, wherein the ferroelectric capacitor of a semiconductor device, which sequentially includes a lower electrode, a ferroelectric layer, and an upper electrode on a conductive layer connected to a transistor formed on a semiconductor substrate, includes an oxidation preventing layer between the conductive layer and the lower electrode. The oxidation preventing layer prevents the conductive layer from being oxidized during high-temperature heat treatment of the ferroelectric layer. Accordingly, the oxidation resistivity of the interfaces of the conductive layer, used as a storage node, and the lower electrode, which faces the conductive layer, increases, so a temperature at which a ferroelectric thin layer is formed can be also increased. Consequently, a ferroelectric thin layer having excellent characteristics may be obtained.Type: GrantFiled: December 29, 2005Date of Patent: September 4, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: June-key Lee, Young-soo Park
-
Patent number: 8216857Abstract: A ferroelectric memory device includes a field effect transistor formed on a semiconductor substrate, an interlayer insulation film formed on the semiconductor substrate so as to cover the field effect transistor, a conductive plug formed in the interlayer insulation film in contact with the first diffusion region, and a ferroelectric capacitor formed over the interlayer insulation in contact with the conductive plug, wherein the ferroelectric capacitor includes a ferroelectric film and upper and lower electrodes sandwiching the ferroelectric film respectively from above and below, the lower electrode being connected electrically to the conductive plug, a layer containing oxygen being interposed between the conductive plug and the lower electrode, a layer containing nitrogen being interposed between the layer containing oxygen and the lower electrode, a self-aligned layer being interposed between the layer containing nitrogen and the lower electrode.Type: GrantFiled: July 14, 2009Date of Patent: July 10, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Naoya Sashida
-
Publication number: 20120168837Abstract: A ferroelectric apparatus includes a circuit having a first capacitor electrically coupled to a plate line via a top terminal connection of the first ferroelectric capacitor and to a storage node via a bottom terminal connection of the first ferroelectric capacitor. The circuit also includes a second ferroelectric capacitor electrically coupled to a second plate line via a second bottom terminal connection of the second ferroelectric capacitor and to the storage node via a second top terminal connection of the second ferroelectric capacitor.Type: ApplicationFiled: December 6, 2011Publication date: July 5, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Steven Craig BARTLING, Michael Patrick CLINTON, Borna OBRADOVIC
-
Patent number: 8212231Abstract: A resistive memory device and a fabricating method thereof are introduced herein. In resistive memory device, a plurality of bottom electrodes is disposed in active region of a substrate. Each of the bottom electrodes is disposed to correspond to each of the conductive channels; a patterned resistance switching material layer and the patterned top electrode layer are sequentially stacked on the bottom electrodes. An air dielectric layer exists between the patterned resistance switching material layer and the bottom electrodes. A plurality of patterned interconnections is disposed on the patterned top electrode.Type: GrantFiled: December 30, 2009Date of Patent: July 3, 2012Assignee: Industrial Technology Research InstituteInventor: Wei-Su Chen
-
Patent number: 8198660Abstract: A multi-bit spin torque magnetic element that has a ferromagnetic pinned layer having a pinned magnetization orientation, a non-magnetic layer, and a ferromagnetic free layer having a magnetization orientation switchable among at least four directions, the at least four directions being defined by a physical shape of the free layer. The magnetic element has at least four distinct resistance states. Magnetic elements with at least eight magnetization directions are also provided.Type: GrantFiled: August 27, 2010Date of Patent: June 12, 2012Assignee: Seagate Technology LLCInventors: Dimitar V. Dimitrov, Zheng Gao, Xiaobin Wang
-
Patent number: 8193573Abstract: A method of repairing a nonvolatile semiconductor memory device to eliminate defects includes monitoring a memory endurance indicator for a nonvolatile semiconductor memory device contained in a semiconductor package. It is determined whether that the memory endurance indicator exceeds a predefined limit. Finally, in response to determining that the memory endurance indicator exceeds the predefined limit, the device is annealed.Type: GrantFiled: September 4, 2008Date of Patent: June 5, 2012Assignee: Rambus Inc.Inventors: Gary B. Bronner, Ming Li, Donald R. Mullen, Frederick Ware, Kevin S. Donnelly
-
Patent number: 8183610Abstract: According to an aspect of the present invention, there is provided a nonvolatile memory including: a cell transistor including: a gate electrode and first and second diffusion layers; a second insulating film covering the cell transistor; first and second plugs penetrating the second insulating film to reach the first and second diffusion layers, respectively; a ferroelectric capacitor having a ferroelectric film and first and second electrodes, the first electrode contacting with the first plug; a first conductive spacer contacting with the second plug and including the same material as the first electrode; a third insulating film covering side faces of the first electrode, the ferroelectric film and the first conductive spacer; and a first wiring that is continuously formed with the second electrode and connected to the first conductive spacer and that includes the same material as the second electrode.Type: GrantFiled: August 27, 2009Date of Patent: May 22, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Yoshinori Kumura
-
Patent number: 8153447Abstract: A nonvolatile ferroelectric perpendicular electrode cell comprises a ferroelectric capacitor and a serial PN diode switch. The ferroelectric capacitor includes a word line perpendicular electrode as a first electrode and a storage perpendicular electrode as a second electrode apart at a predetermined interval from the word line perpendicular electrode to have a column type, where a ferroelectric material is filled in a space where the first electrode are separated from the second electrode. The serial PN diode switch, which is connected between a bit line and the ferroelectric capacitor, selectively switches a current direction between the bit line and the ferroelectric capacitor depending on voltage change between the bit line and the ferroelectric capacitor.Type: GrantFiled: April 27, 2009Date of Patent: April 10, 2012Assignee: Hynix Semiconductor Inc.Inventor: Hee Bok Kang
-
Patent number: 8129767Abstract: Ferroelectric polymer memory modules are described. In an example, a module has a first set of layers including a first ILD layer defining trenches therein, a first electrode layer disposed in the trenches of the first ILD layer, a first conductive polymer layer disposed on the first electrode layer and in the trenches of the first ILD layer, and a ferroelectric polymer layer disposed on the first conductive polymer layer, in and extending beyond the trenches of the first ILD layer. The module also has a second set of layers disposed on the first set of layers to define memory cells therewith. The second set of layers includes a second ILD layer defining trenches therein, a second conductive polymer layer disposed in the trenches of the second ILD layer, and a second electrode layer disposed on the second conductive polymer layer.Type: GrantFiled: September 1, 2010Date of Patent: March 6, 2012Assignee: Intel CorporationInventors: Lee D. Rockford, Ebrahim Andideh
-
Patent number: 8129766Abstract: A memory includes first contact plugs; ferroelectric capacitors above the first contact plugs; second contact plugs in a first interlayer film being below an area which is between two adjacent ferroelectric capacitors, the second contact plug; first interconnections connected to the second contact plugs, the first interconnections extending in a first direction substantially perpendicular to an arrangement direction, in which the two ferroelectric capacitors are arranged, on the first interlayer film; a second interlayer film above the first interlayer film and the first interconnection; third contact plugs in the second interlayer film, the third contact plugs being respectively connected to the first interconnections at positions shifted from the second contact plugs in the first direction; and second interconnections electrically connecting the third contact plug to the upper electrodes of the two ferroelectric capacitors.Type: GrantFiled: September 18, 2009Date of Patent: March 6, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Susumu Shuto
-
Patent number: 8124526Abstract: In methods of forming a thin ferroelectric layer and methods of manufacturing a semiconductor device, a preliminary ferroelectric layer is formed on a substrate by depositing a metal oxide including lead, zirconium and titanium. The surface of the preliminary ferroelectric layer is polished using a slurry composition including an acrylic acid polymer, abrasive particles, and water to form a thin ferroelectric layer on the substrate. The slurry composition may reduce a polishing rate of the preliminary ferroelectric layer such that removal of a bulk portion of the preliminary ferroelectric layer may be suppressed and the surface roughness of the preliminary ferroelectric layer may be improved.Type: GrantFiled: July 15, 2009Date of Patent: February 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Hun Choi, Jong-Won Lee, Chang-Ki Hong, Bo-Un Yoon
-
Patent number: 8120087Abstract: A semiconductor device includes an insulating film provided over a semiconductor substrate, a conductive plug buried in the insulating film, an underlying conductive film which is provided on the conductive plug and on the insulating film and which has a flat upper surface, and a ferroelectric capacitor provided on the underlying conductive film. At least in a region on the conductive plug, the concentration of nitrogen in the underlying conductive film gradually decreases from the upper surface to the inside.Type: GrantFiled: June 30, 2009Date of Patent: February 21, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Naoya Sashida
-
Publication number: 20120032300Abstract: A lower electrode film is formed above a substrate. A ferroelectric film is formed above the lower electrode film. An amorphous intermediate film of a perovskite-type conductive oxide is formed above the ferroelectric film. A first upper electrode film comprising oxide of at least one metal selected from a group of Pt, Pd, Rh, Ir, Ru, and Os is formed on the intermediate film. The intermediate film is crystallized by carrying out a first heat treatment in an atmosphere containing an oxidizing gas after the formation of the first upper electrode film. After the first heat treatment, a second upper electrode film comprising oxide of at least one metal selected from a group of Pt, Pd, Rh, Ir, Ru, and Os is formed on the first upper electrode film, at a temperature lower than the growth temperature for the first upper electrode film.Type: ApplicationFiled: May 18, 2011Publication date: February 9, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Wensheng Wang
-
Patent number: 8101982Abstract: A memory device is provided. The memory device including memory cells having at least three stacked electrodes spaced apart pairwise by dielectric material so that the pairs of electrodes form respective capacitor layers. The capacitors are connected electrically in parallel to each other. The dielectric material is optionally ferroelectric material, in which case the capacitors are ferrocapacitors.Type: GrantFiled: January 18, 2007Date of Patent: January 24, 2012Assignee: Sony CorporationInventor: Takehisa Ishida
-
Patent number: 8097875Abstract: A semiconductor memory device includes the first transistor having first and second source/drain diffusion regions positioned below a second bit line to sandwich the first word line therebetween, and the second source/drain diffusion region positioned between the first and second word lines and connected to a first bit line, a second transistor having second and third source/drain diffusion regions positioned below the second bit line to sandwich the second word line therebetween, a first resistive memory element formed below the second bit line above the first source/drain diffusion region, and having terminals connected to the second bit line and the first source/drain diffusion region, and a second resistive memory element formed below the second bit line above the third source/drain diffusion region, and having terminals connected to the second bit line and the third source/drain diffusion region.Type: GrantFiled: June 3, 2010Date of Patent: January 17, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Tsuneo Inaba
-
Patent number: 8097909Abstract: When a gate voltage is applied, the Schottky barrier width due to the metallic spin band in the ferromagnetic source decreasing, up-spin electrons from the metallic spin band are tunnel-injected into the channel region. However, down-spin electrons from the nonmagnetic contact are not injected because of the energy barrier due to semiconductive spin band of the ferromagnetic source. Only up-spin electrons are injected into the channel layer from the ferromagnetic source. If the ferromagnetic source and the ferromagnetic drain are parallel magnetized, up-spin electrons are conducted through the metallic spin band of the ferromagnetic drain to become the drain current. Contrarily, if the ferromagnetic source and the ferromagnetic drain are antiparallel magnetized, up-spin electrons cannon be conducted through the ferromagnetic drain. A nonvolatile memory composed of MISFETs operating on the above principle is fabricated.Type: GrantFiled: March 17, 2009Date of Patent: January 17, 2012Assignee: Japan Science and Technology AgencyInventors: Satoshi Sugahara, Masaaki Tanaka
-
Publication number: 20110316058Abstract: Ferro-electric capacitor modules, methods of manufacture and design structures. The method of manufacturing the ferro-electric capacitor includes forming a barrier layer on an insulator layer of a CMOS structure. The method further includes forming a top plate and a bottom plate over the barrier layer. The method further includes forming a ferro-electric material between the top plate and the bottom plate. The method further includes encapsulating the barrier layer, top plate, bottom plate and ferro-electric material with an encapsulating material. The method further includes forming contacts to the top plate and bottom plate, through the encapsulating material. At least the contact to the top plate and a contact to a diffusion of the CMOS structure are in electrical connection through a common wire.Type: ApplicationFiled: June 25, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey P. GAMBINO, Matthew D. MOON, William J. MURPHY, James S. NAKOS, Paul W. PASTEL, Brett A. PHILIPS
-
Patent number: 8080841Abstract: A semiconductor device includes a semiconductor substrate, a plurality of transistors connected in series and including a transistor having first and second diffusion regions arranged in the semiconductor substrate. The device also includes an insulating film columnar body arranged above the semiconductor substrate, and having a side which is inclined to a top surface of the substrate by an inclination angle greater than 0 degrees and less than 90 degrees. The device includes a memory cell including a first electrode arranged on the side of the insulating film columnar body and connected to the first diffusion region via a first contact plug, a ferroelectric film arranged on the first electrode, and a second electrode arranged on the ferroelectric film, and connected to the second diffusion region via a second contact plug.Type: GrantFiled: September 3, 2009Date of Patent: December 20, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Kanaya
-
Patent number: 8049199Abstract: A phase change memory device and a method for manufacturing the same. The method includes the steps of defining bottom electrode contact holes by removing portions of an insulation layer, to expose bottom electrodes, on a semiconductor substrate on which the bottom electrodes and the insulation layer are sequentially formed; forming amorphous silicon spacers on inner sidewalls of the bottom electrode contact holes; and forming bottom electrode contacts in the bottom electrode contact holes.Type: GrantFiled: July 8, 2008Date of Patent: November 1, 2011Assignee: Hynix Semiconductor Inc.Inventors: Yong Seok Eun, Su Jin Chae, Keum-Bum Lee, Heon-Yong Chang, Min-Yong Lee
-
Patent number: 8035146Abstract: A nonvolatile ferroelectric memory device includes a plurality of unit cell arrays, wherein each of the plurality of unit cell arrays includes: a bottom word line; a plurality of insulating layers formed on the bottom word line, respectively; a floating channel layer comprising a plurality of channel regions located on the plurality of insulating layers and a plurality of drain and source regions which are alternately electrically connected in series to the plurality of channel regions; a plurality of ferroelectric layers formed respectively on the plurality of channel regions of the floating channel layer; and a plurality of word lines formed on the plurality of ferroelectric layers, respectively. The unit cell array reads and writes a plurality of data by inducing different channel resistance to the plurality of channel regions depending on polarity states of the plurality of ferroelectric layers.Type: GrantFiled: June 21, 2010Date of Patent: October 11, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hee Bok Kang, Jin Hong Ahn, Jae Jin Lee
-
Patent number: 8022454Abstract: Ferroelectric structures and methods of making the structures are presented. The ferroelectric structures can include an electrode in contact with a ferroelectric thin film. The contact can be arranged so that a portion of the atoms of the ferroelectric thin film are in contact with at least a portion of the atoms of the electrode. The electrode can be made of metal, a metal alloy, or a semiconducting material. A second electrode can be used and placed in contact with the ferroelectric thin film. Methods of making and using the ferroelectric structures are also presented.Type: GrantFiled: June 16, 2010Date of Patent: September 20, 2011Assignee: The Trustees Of The University Of PennsylvaniaInventors: Andrew Marshall Rappe, Na Sai, Alexie Michelle Kolpak