Surface Layout Of Mos Gated Device (e.g., Dmosfet Or Igbt) (epo) Patents (Class 257/E29.027)
-
Publication number: 20090085060Abstract: In a high-voltage semiconductor switching element, in addition to a first emitter region that is necessary for switching operations, a second emitter region, which is electrically connected with the first emitter region through a detection resistor in current detection means and is electrically connected with the current detection means, is formed. No emitter electrode is formed on the second emitter region, while an emitter electrode is formed on a part of a base region that is adjacent to the second emitter region.Type: ApplicationFiled: September 2, 2008Publication date: April 2, 2009Inventors: Hiroto YAMAGIWA, Takashi Saji, Saichiro Kaneko
-
Publication number: 20090072339Abstract: A semiconductor device includes: a semiconductor substrate including a first conductive type layer; a plurality of IGBT regions, each of which provides an IGBT element; and a plurality of diode regions, each of which provides a diode element. The plurality of IGBT regions and the plurality of diode regions are alternately arranged in the substrate. Each diode region includes a Schottky contact region having a second conductive type. The Schottky contact region is configured to retrieve a minority carrier from the first conductive type layer. The Schottky contact region is disposed in a first surface portion of the first conductive type layer, and adjacent to the IGBT region.Type: ApplicationFiled: August 12, 2008Publication date: March 19, 2009Applicant: DENSO CORPORATIONInventors: Yukio Tsuzuki, Kenji Kouno
-
Patent number: 7498634Abstract: A semiconductor device includes: a substrate having a first side and a second side; an IGBT; and a diode. The substrate includes a first layer, a second layer on the first layer, a first side N region on the second layer, second side N and P regions on the second side of the first layer, a first electrode in a first trench for a gate electrode, a second electrode on the first side N region and in a second trench for an emitter electrode and an anode electrode, and a third electrode on the second side N and P regions for a collector electrode and a cathode. The first trench penetrates the first side N region and the second layer, and reaches the first layer. The second trench penetrates the first side N region, and reaches the second layer.Type: GrantFiled: January 4, 2007Date of Patent: March 3, 2009Assignee: DENSO CORPORATIONInventors: Yukio Tsuzuki, Norihito Tokura
-
Patent number: 7495291Abstract: A semiconductor device and method of manufacturing a semiconductor device. The semiconductor device includes channels for a pFET and an nFET. An SiGe layer is grown in the channel of the nFET channel and a Si:C layer is grown in the pFET channel. The SiGe and Si:C layer match a lattice network of the underlying Si layer to create a stress component in an overlying grown epitaxial layer. In one implementation, this causes a compressive component in the pFET channel and a tensile component in the nFET channel. In a further implementation, the SiGe layer is grown in both the nFET and pFET channels. In this implementation, the stress level in the pFET channel should be greater than approximately 3 GPa.Type: GrantFiled: February 22, 2005Date of Patent: February 24, 2009Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Omer H. Dokumaci
-
Patent number: 7485920Abstract: Semiconductor devices having recombination centers comprised of well-positioned heavy metals. At least one lattice defect region within the semiconductor device is first created using particle beam implantation. Use of particle beam implantation positions the lattice defect region(s) with high accuracy in the semiconductor device. A heavy metal implantation treatment of the device is applied. The lattice defects created by the particle beam implantation act as gettering sites for the heavy metal implantation. Thus, after the creation of lattice defects and heavy metal diffusion, the heavy metal atoms are concentrated in the well-positioned lattice defect region(s).Type: GrantFiled: November 4, 2002Date of Patent: February 3, 2009Assignee: International Rectifier CorporationInventors: Richard Francis, Chiu Ng
-
Patent number: 7476942Abstract: The SOI lateral semiconductor device includes a semiconductor region of a first conductivity type, a buried oxide film layer in the semiconductor region, a thin active layer on the buried oxide film layer, an anode region in the thin active layer, and a drain layer contacting the buried oxide film layer for confining the minority carriers injected from the anode region to the thin active layer within the thin active layer and for forming a structure that sustains a high breakdown voltage. The SOI lateral semiconductor device can provide a high breakdown voltage and low switching losses using the thin buried oxide film, which can be formed by an implanted oxygen (SIMOX) method.Type: GrantFiled: April 8, 2007Date of Patent: January 13, 2009Assignee: Fuji Electric Device Technology Co., Ltd.Inventors: Yasumasa Watanabe, Hideaki Teranishi, Naoto Fujishima
-
Patent number: 7473929Abstract: Ion implantation is carried out to form a p-well region and a source region in parts of a high resistance SiC layer on a SiC substrate, and a carbon film is deposited over the substrate. With the carbon film deposited over the substrate, annealing for activating the implanted dopant ions is performed, and then the carbon film is removed. Thus, a smooth surface having hardly any surface roughness caused by the annealing is obtained. Furthermore, if a channel layer is epitaxially grown, the surface roughness of the channel layer is smaller than that of the underlying layer. Since the channel layer having a smooth surface is provided, it is possible to obtain a MISFET with a high current drive capability.Type: GrantFiled: July 1, 2004Date of Patent: January 6, 2009Assignee: Panasonic CorporationInventors: Osamu Kusumoto, Makoto Kitabatake, Masao Uchida, Kunimasa Takahashi, Kenya Yamashita, Masahiro Hagio, Kazuyuki Sawada
-
High power semiconductor device capable of preventing parasitical bipolar transistor from turning on
Publication number: 20090001459Abstract: A high power semiconductor device capable of preventing parasitical bipolar transistor from turning on comprises a first conduction type drain region, a first conduction type epitaxial region formed on the first conduction type drain region, a plurality of second conduction type body regions formed on the surface of the epitaxial region, at least a first conduction type source region formed on the surface of the body regions, a source electrode contact region formed on the surface of the body regions and overlapping the source region and having at least one end longer than one end of the source region, and a plurality of gate electrodes staggered with the source electrode contact region and formed on the body regions and the epitaxial region.Type: ApplicationFiled: July 27, 2007Publication date: January 1, 2009Inventors: Kwang-Yeon Jun, Tea-Sun Lee, Jung-Ho Lee, Jong-Min Kim, Joon-Hyun Kim -
Patent number: 7470955Abstract: An integrated circuit (IC) with negative potential protection includes at least one double-diffused metal-oxide semiconductor (DMOS) cell formed in a first-type epitaxial pocket, which is formed in a second-type substrate. The IC also includes a second-type+ isolation ring formed in the substrate to isolate the first-type epitaxial pocket and a first-type+ ring formed through the first-type epitaxial pocket between the second-type+ isolation ring and the DMOS cell.Type: GrantFiled: April 15, 2005Date of Patent: December 30, 2008Assignee: Delphi Technologies, Inc.Inventors: Jack L. Glenn, Troy D. Clear, Mark W. Gose, Doublas B. Osborn, Nicholas T. Campanile
-
Patent number: 7470952Abstract: A power IGBT includes a semiconductor body having an emitter zone of a first conduction type and a drift zone of a second conduction type proximate to the emitter zone. The IGBT further includes a cell array, each transistor cell of the array having a source zone, a body zone disposed between the source zone and the drift zone, the body zone and source zone short-circuited, and a gate electrode configured to be insulated with respect to the source zone and the body zone. The cell array has a first cell array section with a first cell density and a second cell array section with a second cell density that is lower than the first cell density. The emitter zone has a lower emitter efficiency in a region corresponding to the second cell array section than in a region corresponding to the first cell array section.Type: GrantFiled: November 9, 2006Date of Patent: December 30, 2008Assignee: Infineon Technologies AGInventors: Holger Ruething, Hans-Joachim Schulze, Manfred Pfaffenlehner
-
Patent number: 7462909Abstract: First semiconductor pillar layers of a first conduction type and second semiconductor pillar layers of a second conduction type are arranged on a first semiconductor layer of the first conduction type laterally, periodically and alternately at a first period to form a first pillar layer. Third semiconductor pillar layers of the first conduction type and fourth semiconductor pillar layers of the second conduction type are arranged on the first pillar layer laterally, periodically and alternately at a second period smaller than the first period to form a second pillar layer. A semiconductor base layer of the second conduction type is formed on a surface of the fourth semiconductor pillar layer. A semiconductor diffused layer of the first conduction type is formed on a surface of the semiconductor base layer.Type: GrantFiled: June 16, 2006Date of Patent: December 9, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Wataru Saito, Ichiro Omura
-
Patent number: 7456484Abstract: A semiconductor device includes: a semiconductor substrate having first and second semiconductor layers; an IGBT having a collector region, a base region in the first semiconductor layer, an emitter region in the base region, and a channel region in the base region between the emitter region and the first semiconductor layer; a diode having an anode region in the first semiconductor layer and a cathode electrode on the first semiconductor layer; and a resistive region. The collector region and the second semiconductor layer are disposed on the first semiconductor layer. The resistive region for increasing a resistance of the second semiconductor layer is disposed in a current path between the channel region and the cathode electrode through the first semiconductor layer and the second semiconductor layer with bypassing the collector region.Type: GrantFiled: January 3, 2007Date of Patent: November 25, 2008Assignee: Denso CorporationInventors: Yoshihiko Ozeki, Norihito Tokura, Yukio Tsuzuki
-
Patent number: 7446387Abstract: In a HV transistor having a high breakdown voltage and a method of manufacturing the same, a first insulation pattern is formed on a semiconductor substrate by oxidizing a portion of the substrate, and a second insulation pattern is formed such that at least a portion of the first insulation pattern is covered with the second insulation pattern. A gate electrode including a first end portion and a second end portion opposite to the first end portion is formed on the substrate by depositing conductive materials onto the substrate. The first end portion is formed on the first insulation pattern and the second end portion is formed on the second insulation pattern. Source/drain regions are formed at surface portions of the substrate by implanting impurities onto the substrate. Electric field intensity at an edge portion of the gate electrode is reduced, and the HV transistor has a high breakdown voltage.Type: GrantFiled: October 25, 2005Date of Patent: November 4, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Mi-Hyun Kang, Hwa-Sook Shin, Mueng-Ryul Lee
-
Publication number: 20080265320Abstract: A component arrangement including a MOS transistor having a field electrode is disclosed. One embodiment includes a gate electrode, a drift zone and a field electrode, arranged adjacent to the drift zone and dielectrically insulated from the drift zone by a dielectric layer a charging circuit, having a rectifier element connected between the gate electrode and the field electrode.Type: ApplicationFiled: January 24, 2008Publication date: October 30, 2008Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Anton Mauder, Stefan Sedlmaier, Franz Hirler, Armin Willmeroth, Gerhard Noebauer
-
Publication number: 20080237774Abstract: A semiconductor device includes: a semiconductor substrate; a first semiconductor layer of a first conductivity type provided on a major surface of the semiconductor substrate and having lower doping concentration than the semiconductor substrate; a plurality of first semiconductor column regions of the first conductivity type provided on the first semiconductor layer; a plurality of second semiconductor column regions of a second conductivity type provided on the first semiconductor layer, the second semiconductor column regions being adjacent to the first semiconductor column regions; a first semiconductor region; a second semiconductor region; a gate insulating film; a first main electrode; a second main electrode; and a control electrode. Doping concentrations in both the first and second semiconductor column region are low on the near side of the first semiconductor layer and high on the second main electrode side.Type: ApplicationFiled: September 28, 2007Publication date: October 2, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Syotaro ONO, Wataru Saito
-
Patent number: 7423316Abstract: The dense accumulation of hole carriers can be obtained over a wide range of a semiconductor region in a floating state formed within a body region of an IGBT. An n type semiconductor region (52) whose potential is floating is formed within a p? type body region (28). The n type semiconductor region (52) is isolated from an n+ type emitter region (32) and an n? type drift region (26) by the body region (28). Furthermore, a second electrode (62) is formed, so as to oppose to at least a part of the semiconductor region (52) via an insulator film (64). The second electrode (62) does not oppose to the emitter region (32).Type: GrantFiled: May 12, 2005Date of Patent: September 9, 2008Assignees: Kabushiki Kaisha Toyota Chuo Kenkyusho, Toyota Jidosha Kabushiki KaishaInventors: Sachiko Kawaji, Masayasu Ishiko, Takahide Sugiyama, Masanori Usui, Jun Saito, Koji Hotta
-
Patent number: 7417282Abstract: The present invention disclosed herein is a Vertical Double-Diffused Metal Oxide Semiconductor (VDMOS) device incorporating a reverse diode. This device includes a plurality of source regions isolated from a drain region. A source region in close proximity to the drain region is a first diffusion structure in which a heavily doped diffusion layer of a second conductivity type is formed in a body region of a second conductivity type. Another source region is a second diffusion structure in which a heavily doped diffusion layer of a first conductivity type and a heavily doped diffusion layer of the second conductivity type are formed in the body region of the second conductivity type. An impurity diffusion structure of the source region in close proximity to the drain region is changed to be operated as a diode, thereby forming a strong current path to ESD (Electro-Static Discharge) or EOS (Electrical Over Stress). As a result, it is possible to prevent the device from being broken down.Type: GrantFiled: November 2, 2005Date of Patent: August 26, 2008Assignee: Samsung Electronics, Co., Ltd.Inventors: Sung-Pil Jang, Han-Gu Kim, Chan-Hee Jeon
-
Publication number: 20080197408Abstract: Various integrated circuit devices, in particular a quasi-vertical DMOS transistor, are formed inside an isolation structure which includes a floor isolation region and a trench extending from the surface of the substrate to the floor isolation region. The trench may be filled with a dielectric material or may have a conductive material in a central portion with a dielectric layer lining the walls of the trench. Various techniques for terminating the isolation structure by extending the floor isolation region beyond the trench, using a guard ring, and a forming a drift region are described.Type: ApplicationFiled: February 27, 2008Publication date: August 21, 2008Applicant: Advanced Analogic Technologies, Inc.Inventors: Donald R. Disney, Richard K. Williams
-
Patent number: 7408234Abstract: An object of the present invention is to provide a semiconductor device that is able to realize a low on-resistance maintaining a high drain-to-source breakdown voltage, and a method for manufacturing thereof, the present invention including: a supporting substrate; a semiconductor layer having a P? type active region that is formed on the supporting substrate, interposing a buried oxide film between the semiconductor layer and the supporting substrate; and a gate electrode that is formed on the semiconductor layer, interposing a gate oxide film and a part of a LOCOS film between the gate electrode and the semiconductor layer, wherein the P? type active region has: an N+ type source region; a P type body region; a P+ type back gate contact region; an N type drain offset region; an N+ type drain contact region; and an N type drain buffer region that is formed in a limited region between the N type drain offset region and the P type body region, and the N type drain buffer region is in contact with a source sidType: GrantFiled: June 23, 2005Date of Patent: August 5, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hisao Ichijo, Hiroyoshi Ogura, Yoshinobu Sato, Teruhisa Ikuta
-
Publication number: 20080173935Abstract: A semiconductor device includes a semiconductor substrate, a cell region, an outer peripheral region, a field plate, an outermost peripheral ring, outer peripheral region layer, an insulator film, and a Zener diode. The semiconductor substrate has a superjunction structure. The outer peripheral region is disposed at an outer periphery of the cell region. The Zener diode is disposed on the insulator film for electrically connecting the field plate with the outermost peripheral ring. The Zener diode has a first conductivity type region and a second conductivity type region that are alternately arranged in a direction from the cell region to the outer peripheral region.Type: ApplicationFiled: January 3, 2008Publication date: July 24, 2008Applicant: DENSO CORPORATIONInventor: Takeshi Miyajima
-
Patent number: 7402874Abstract: The formation of a one time programmable (OTP) transistor based electrically programmable read only memory (EPROM) cell (100) is disclosed. The cell (100) includes multiple concentric rings (108, 110) out of which gate structures are formed. An inner transistor based cell (130) formed from the inner ring (108) is shielded from isolation material (106) by one or more outer rings (110). The lack of overlap between the inner transistor and any isolation material promotes enhanced charge/data retention by mitigating high electric fields that may develop at such overlap regions (30, 32).Type: GrantFiled: April 29, 2005Date of Patent: July 22, 2008Assignee: Texas Instruments IncorporatedInventor: Xiaoju Wu
-
Patent number: 7397084Abstract: In one embodiment, a semiconductor device is formed in a body of semiconductor material. The semiconductor device includes a localized region of doping near a portion of a channel region where current exits during operation.Type: GrantFiled: April 1, 2005Date of Patent: July 8, 2008Assignees: Semiconductor Components Industries, L.L.C., HVVI Seminconductors, Inc.Inventors: Gary H. Loechelt, Robert B. Davies, David H. Lutz
-
Patent number: 7388255Abstract: A semiconductor device includes: a semiconductor substrate; a separation region in the substrate; an embedded layer; a channel forming region; a source region; a drain region; a first electrode for the source region; a second electrode for the channel forming region; a third electrode for the drain region; a trench penetrating the channel forming region between the source region and the drain region; a trench gate electrode in the trench; an offset layer on a portion to be a current path provided by the trench gate electrode; and an electric field relaxation layer under the channel forming region and the offset layer connected to the channel forming region and covering a bottom of the trench.Type: GrantFiled: November 14, 2006Date of Patent: June 17, 2008Assignee: DENSO CORPORATIONInventors: Takashi Nakano, Shigeki Takahashi
-
Patent number: 7372104Abstract: A transistor suitable for high-voltage applications is provided. The transistor is formed on a substrate having a deep well of a first conductivity type. A first well of the first conductivity type and a second well of a second conductivity type are formed such that they are not immediately adjacent each other. The well of the first conductivity type and the second conductivity type may be formed simultaneously as respective wells for low-voltage devices. In this manner, the high-voltage devices may be formed on the same wafer as low-voltage devices with fewer process steps, thereby reducing costs and process time. A doped isolation well may be formed adjacent the first well on an opposing side from the second well to provide further device isolation.Type: GrantFiled: December 12, 2005Date of Patent: May 13, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Bau Wu, Chien-Shao Tang, Robin Hsieh, Ruey-Hsin Liu, Shun-Liang Hsu
-
Patent number: 7372100Abstract: A semiconductor device includes: a semiconductor layer of a first conductivity type; a plurality of first cylindrical semiconductor pillar regions of the first conductivity type periodically provided on a major surface of the semiconductor layer; a plurality of second cylindrical semiconductor pillar regions of a second conductivity type provided on the major surface of the semiconductor layer and being adjacent to the first semiconductor pillar regions; a plurality of first semiconductor regions of the second conductivity type provided in contact with the top of the second semiconductor pillar regions; second semiconductor regions of the first conductivity type selectively provided on the surface of the first semiconductor regions; a first main electrode provided on the first semiconductor region and the second semiconductor region; an insulating film provided on the first semiconductor pillar regions, the first semiconductor regions, and the second semiconductor regions; a control electrode provided on theType: GrantFiled: November 27, 2006Date of Patent: May 13, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Wataru Saito
-
Patent number: 7365402Abstract: An LDMOS semiconductor transistor structure comprises a substrate having an epitaxial layer of a first conductivity type, a source region extending from a surface of the epitaxial layer of a second conductivity type, a lightly doped drain region within the epitaxial layer of a second conductivity type, a channel located between the drain and source regions, and a gate arranged above the channel within an insulating layer, wherein the lightly doped drain region comprises an implant region of the first conductivity type extending from the surface of the epitaxial layer into the epitaxial layer covering an end portion of the lightly doped drain region next to the gate.Type: GrantFiled: January 6, 2005Date of Patent: April 29, 2008Assignee: Infineon Technologies AGInventor: Gordon Ma
-
Publication number: 20080087947Abstract: An n-channel insulated gate semiconductor device with an active cell (5) comprising a p channel well region (6) surrounded by an n type third layer (8), the device further comprising additional well regions (11) formed adjacent to the channel well region (6) outside the active semiconductor cell (5) has enhanced safe operating are capability. The additional well regions (11) outside the active cell (5) do not affect the active cell design in terms of cell pitch, i.e. the design rules for cell spacing, and hole drainage between the cells, hence resulting in optimum carrier profile at the emitter side for low on-state losses.Type: ApplicationFiled: November 2, 2007Publication date: April 17, 2008Applicant: ABB SCHWEIZ AGInventor: Munaf Rahimo
-
Patent number: 7348629Abstract: MOSFET devices suitable for operation at gate lengths less than about 40 nm, and methods of their fabrication is being presented. The MOSFET devices include a ground plane formed of a monocrystalline Si based material. A Si based body layer is epitaxially disposed over the ground plane. The body layer is doped with impurities of opposite type than the ground plane. The gate has a metal with a mid-gap workfunction directly contacting a gate insulator layer. The gate is patterned to a length of less than about 40 nm, and possibly less than 20 nm. The source and the drain of the MOSFET are doped with the same type of dopant as the body layer. In CMOS embodiments of the invention the metal in the gate of the NMOS and the PMOS devices may be the same metal.Type: GrantFiled: April 20, 2006Date of Patent: March 25, 2008Assignee: International Business Machines CorporationInventors: Jack Oon Chu, Bruce B. Doris, Meikei Ieong, Jing Wang
-
Patent number: 7335944Abstract: A high-voltage transistor includes first and second trenches that define a mesa in a semiconductor substrate. First and second field plate members are respectively disposed in the first and second trenches, with each of the first and second field plate members being separated from the mesa by a dielectric layer. The mesa includes a plurality of sections, each section having a substantially constant doping concentration gradient, the gradient of one section being at least 10% greater than the gradient of another section. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: GrantFiled: January 30, 2007Date of Patent: February 26, 2008Assignee: Power Integrations, Inc.Inventors: Sujit Banerjee, Donald Ray Disney
-
Patent number: 7319257Abstract: A power semiconductor device includes trenches disposed in a first base layer of a first conductivity type at intervals to partition main and dummy cells, at a position remote from a collector layer of a second conductivity type. In the main cell, a second base layer of the second conductivity type, and an emitter layer of the first conductivity type are disposed. In the dummy cell, a buffer layer of the second conductivity type is disposed. A gate electrode is disposed, through a gate insulating film, in a trench adjacent to the main cell. A buffer resistor having an infinitely large resistance value is inserted between the buffer layer and emitter electrode. The dummy cell is provided with an inhibiting structure to reduce carriers of the second conductivity type to flow to and accumulate in the buffer layer from the collector layer.Type: GrantFiled: January 23, 2007Date of Patent: January 15, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Masakazu Yamaguchi, Hideaki Ninomiya, Ichiro Omura, Tomoki Inoue
-
Patent number: 7309894Abstract: There is provided a high voltage gate driver integrated circuit. The high voltage gate driver integrated circuit includes: a high voltage region; a junction termination region surrounding the high voltage region; a low voltage region surrounding the junction termination region; a level shift transistor disposed between the high voltage region and the low voltage region, at least some portions of the level shift transistor being overlapped with the junction termination region; and/or a high voltage junction capacitor disposed between the high voltage region and the low voltage region, at least some portions of the high voltage junction capacitor being overlapped with the junction termination region.Type: GrantFiled: April 26, 2005Date of Patent: December 18, 2007Assignee: Fairchild Korea Semiconductor LtdInventors: Chang-ki Jeon, Sung-lyong Kim, Tae-hun Kwon
-
Patent number: 7276405Abstract: In accordance with one embodiment of the present invention, a power semiconductor device includes a first drift region of a first conductivity type extending over a semiconductor substrate. The first drift region has a lower impurity concentration than the semiconductor substrate. A second drift region of the first conductivity type extends over the first drift region, and has a higher impurity concentration than the first drift region. A plurality of stripe-shaped body regions of a second conductivity type are formed in an upper portion of the second drift region. A third region of the first conductivity type is formed in an upper portion of each body region so as to form a channel region in each body region between the third region and the second drift region. A gate electrode laterally extends over but is insulated from: (i) the channel region in each body region, (ii) a surface area of the second drift region between adjacent stripes of body regions, and (iii) a surface portion of each source region.Type: GrantFiled: July 14, 2005Date of Patent: October 2, 2007Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Young-chul Choi, Tae-hoon Kim, Ho-cheol Jang, Chong-man Yun
-
Publication number: 20070221972Abstract: This invention discloses a new MOSFET device. The MOSFET device has an improved operation characteristic achieved by connecting a shunt FET of low impedance to the MOSFET device. The shunt FET is to shunt a transient current therethrough. The shunt FET is employed for preventing an inadvertent turning on of the MOSFET device. The inadvertent turning on of the MOSFET may occur when a large voltage transient occurs at the drain of the MOSFET device. By connecting the gate of the shunt FET to the drain of the MOSFET device, a low impedance path is provided at the right point of time during the circuit operation to shunt the current without requiring any external circuitry.Type: ApplicationFiled: May 21, 2007Publication date: September 27, 2007Inventors: Anup Bhalla, Sik Lui
-
Publication number: 20070194346Abstract: In a semiconductor device having a pair of IGBT and diode which are connected to each other in inverse-parallel in which a collector-electrode of the IGBT and a cathode-electrode of the diode are wired to each other, and an emitter-electrode of the IGBT and an anode-electrode of the diode are wired to each other, when a breakdown voltage of a junction of a p-type emitter layer and an n-type buffer layer of the IGBT is represented as BVec, and a forward voltage occurring while the diode transits from a state of blocking to a state of forward conduction is represented as VF, a relationship of VF<BVec is satisfied in a predetermined current value Id of a current flowing in the diode, and the maximal doping concentration of the n-type cathode layer of the diode is higher than that of the n-type buffer layer of the IGBT.Type: ApplicationFiled: January 19, 2007Publication date: August 23, 2007Inventors: Takuo Nagase, Mutsuhiro Mori
-
Patent number: 7259411Abstract: A vertical MOS transistor has a source region, a channel region, and a drain region that are vertically stacked, and a trench that extends from the top surface of the drain region through the drain region, the channel region, and partially into the source region. The vertical MOS transistor also has an insulation layer that lines the trench, and a conductive gate region that contacts the insulation layer to fill up the trench.Type: GrantFiled: December 4, 2003Date of Patent: August 21, 2007Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, Yuri Mirgorodski, Vladislav Vashchenko, Peter Johnson
-
Patent number: 7253484Abstract: A multiple-channel semiconductor device has fully or partially depleted quantum wells and is especially useful in ultra large scale integration devices, such as CMOSFETs. Multiple channel regions are provided on a substrate with a gate electrode formed on the uppermost channel region, separated by a gate oxide, for example. The vertical stacking of multiple channels and the gate electrode permit increased drive current in a semiconductor device without increasing the silicon area occupied by the device.Type: GrantFiled: June 2, 2006Date of Patent: August 7, 2007Assignee: Advanced Micro Devices, Inc.Inventors: James N. Pan, John G. Pellerin, Jon Cheek
-
Patent number: 7250639Abstract: An IGBT includes a plurality of n+ doped regions (11) selectively formed in a main surface (103) of a p+ semiconductor layer (12) opposite from an n type semiconductor layer (80) without being connected to the n type semiconductor layer (80). The n+ doped regions (11) are formed in corresponding relation to and only under channel regions (CH1a-CH1d) of structures (200a-200d), respectively. This lowers the effective concentration of the p+ semiconductor layer (12) on the n+ doped regions (11) to reduce the number of holes injected from a collector layer (9) in an off state, reducing a leakage current.Type: GrantFiled: April 1, 2002Date of Patent: July 31, 2007Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Eisuke Suekawa
-
Publication number: 20070158777Abstract: Methods and apparatus are provided for a MOSFET (50, 99, 199) exhibiting increased source-drain breakdown voltage (BVdss). Source (S) (70) and drain (D) (76) are spaced apart by a channel (90) underlying a gate (84) and one or more carrier drift spaces (92, 92?) serially located between the channel (90) and the source (70, 70?) or drain (76, 76?). A buried region (96, 96?) of the same conductivity type as the drift space (92, 92?) and the source (70, 70?) or drain (76, 76?) is provided below the drift space (92, 92?), separated therefrom in depth by a narrow gap (94, 94?) and ohmically coupled to the source (70, 70?) or drain (76, 76?). Current flow (110) through the drift space produces a potential difference (Vt) across this gap (94, 94?).Type: ApplicationFiled: March 21, 2007Publication date: July 12, 2007Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Edouard de Fresart, Richard De Souza, Xin Lin, Jennifer Morrison, Patrice Parris, Moaniss Zitouni
-
Publication number: 20070145477Abstract: A field effect transistor includes a gate that is formed in a channel region of an active region defined on a substrate. A source is formed at a first surface portion of the active region that is adjacently disposed at a first side face of the gate. A drain is formed at a second surface portion of the active region that is opposite to the first surface portion with respect to the gate. The drain has a protruded portion that is protruded from a surface portion of the substrate.Type: ApplicationFiled: February 12, 2007Publication date: June 28, 2007Inventors: Tae-Jung Lee, Soo-Cheol Lee, Dong-Ryul Chang
-
Publication number: 20070138548Abstract: A laterally diffused metal-oxide-semiconductor transistor device includes a substrate having a first conductivity type with a semiconductor layer formed over the substrate. A source region and a drain extension region of the first conductivity type are formed in the semiconductor layer. A body region of a second conductivity type is formed in the semiconductor layer. A conductive gate is formed over a gate dielectric layer that is formed over a channel region. A drain contact electrically connects the drain extension region to the substrate and is laterally spaced from the channel region. The drain contact includes a highly-doped drain contact region formed between the substrate and the drain extension region in the semiconductor layer, wherein a topmost portion of the highly-doped drain contact region is spaced from the upper surface of the semiconductor layer. A source contact electrically connects the source region to the body region.Type: ApplicationFiled: February 20, 2007Publication date: June 21, 2007Applicant: CICLON SEMICONDUCTOR DEVICE CORP.Inventors: Christopher Kocon, Shuming Xu, Jacek Korec
-
Publication number: 20070138543Abstract: A semiconductor device includes: a semiconductor layer of a first conductivity type; a first semiconductor pillar region of the first conductivity type and a second semiconductor pillar region of a second conductivity type provided on the major surface; a first semiconductor region of the second conductivity type provided on the second semiconductor pillar region; a first and second main electrodes; a control electrode; a third semiconductor region of the first conductivity type provided on the major surface of the semiconductor layer and located on a terminal side of the first semiconductor pillar region and the second semiconductor pillar region; a high resistance semiconductor layer provided on the third semiconductor region; and a fourth semiconductor region of the second conductivity type provided on the high resistance semiconductor layer.Type: ApplicationFiled: December 19, 2006Publication date: June 21, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Wataru SAITO
-
Publication number: 20070132012Abstract: A semiconductor device includes: a semiconductor layer of a first conductivity type; a plurality of first cylindrical semiconductor pillar regions of the first conductivity type periodically provided on a major surface of the semiconductor layer; a plurality of second cylindrical semiconductor pillar regions of a second conductivity type provided on the major surface of the semiconductor layer and being adjacent to the first semiconductor pillar regions; a plurality of first semiconductor regions of the second conductivity type provided in contact with the top of the second semiconductor pillar regions; second semiconductor regions of the first conductivity type selectively provided on the surface of the first semiconductor regions; a first main electrode provided on the first semiconductor region and the second semiconductor region; an insulating film provided on the first semiconductor pillar regions, the first semiconductor regions, and the second semiconductor regions; a control electrode provided on theType: ApplicationFiled: November 27, 2006Publication date: June 14, 2007Applicant: Kabushiki Kaisha ToshibaInventor: Wataru SAITO
-
Publication number: 20070132018Abstract: A semiconductor device, including a first MIS-type transistor formed in a first region of a semiconductor region, the first region being of a first conductivity type, the first MIS-type transistor including: a first gate insulating film formed on the first region; a first gate electrode formed on the first gate insulating film; a first extension diffusion layer of a second conductivity type formed in a region of the first region under and beside the first gate electrode; and a first fluorine diffusion layer formed in a first channel region of the first conductivity type sandwiched between portions of the first extension diffusion layer, wherein portions of the first fluorine diffusion layer extend from the first extension diffusion layer and overlap together in a region directly under the first gate electrode.Type: ApplicationFiled: October 10, 2006Publication date: June 14, 2007Inventors: Naoki Kotani, Akio Sebe, Gen Okazaki, Tokuhiko Tamaki
-
Publication number: 20070132013Abstract: A high-voltage transistor includes first and second trenches that define a mesa in a semiconductor substrate. First and second field plate members are respectively disposed in the first and second trenches, with each of the first and second field plate members being separated from the mesa by a dielectric layer. The mesa includes a plurality of sections, each section having a substantially constant doping concentration gradient, the gradient of one section being at least 10% greater than the gradient of another section. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: ApplicationFiled: January 30, 2007Publication date: June 14, 2007Applicant: Power Integrations, Inc.Inventors: Sujit Banerjee, Donald Disney
-
Publication number: 20070120184Abstract: An HV PMOS device formed on a substrate having an HV well of a first polarity type formed in an epitaxial layer of a second polarity type includes a pair of field oxide regions on the substrate and at least partially over the HV well. Insulated gates are formed on the substrate between the field oxide regions. Stacked hetero-doping rims are formed in the HV well and in self-alignment with outer edges of the gates. A buffer region of the first polarity type is formed in the HV well between and in self-alignment with inner edges of the gates. A drift region of the second polarity type is formed in the buffer region between and in self-alignment with inner edges of the gates. The drift region includes a region having a gradual dopant concentration change, and includes a drain region of the second polarity type.Type: ApplicationFiled: January 31, 2007Publication date: May 31, 2007Inventors: Jun Cai, Michael Harley-Stead, Jim Holt
-
Publication number: 20070114614Abstract: A semiconductor device is provided which is capable of avoiding malfunction and latchup breakdown resulting from negative variation of high-voltage-side floating offset voltage (VS). In the upper surface of an n-type impurity region (28), a p+-type impurity region (33) is formed between an NMOS (14) and a PMOS (15) and in contact with a p-type well (29). An electrode (41) resides on the p+-type impurity region (33) and the electrode (41) is connected to a high-voltage-side floating offset voltage (VS). The p+-type impurity region (33) has a higher impurity concentration than the p-type well (29) and is shallower than the p-type well (29). Between the p+-type impurity region (33) and the PMOS (15), an n+-type impurity region (32) is formed in the upper surface of the n-type impurity region (28). An electrode (40) resides on the n+-type impurity region (32) and the electrode (40) is connected to a high-voltage-side floating supply absolute voltage (VB).Type: ApplicationFiled: January 17, 2007Publication date: May 24, 2007Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Kazunari Hatade, Hajime Akiyama, Kazuhiro Shimizu
-
Publication number: 20070108512Abstract: The invention relates to a power semiconductor component (1) with charge compensation structure (3) and a method for the fabrication thereof. For this purpose, the power semiconductor component (1) has a semiconductor body (4) having a drift path (5) between two electrodes (6, 7). The drift path (5) has drift zones of a first conduction type, which provide a current path between the electrodes (6, 7) in the drift path, while charge compensation zones (11) of a complementary conduction type constrict the current path of the drift path (5). For this purpose, the drift path (5) has two alternately arranged, epitaxially grown diffusion zone types (9, 10), the first drift zone type (9) having monocrystalline semiconductor material on a monocrystalline substrate (12), and a second drift zone type (10) having monocrystalline semiconductor material in a trench structure (13), with complementarily doped walls (14, 15), the complementarily doped walls (14, 15) forming the charge compensation zones (11).Type: ApplicationFiled: October 25, 2006Publication date: May 17, 2007Inventors: Stefan Sedlmaier, Hans-Joachim Schulze, Anton Mauder, Helmut Strack, Armin Willmeroth, Frank Pfirsch
-
Patent number: 7211861Abstract: An insulated gate semiconductor device, includes an isolating structure shaped in a circulating section along the periphery of a semiconductor substrate to isolate that part from an inside device region, a peripheral diffusion region of the semiconductor substrate located outside the isolating structure, a plurality of cell structures defined in the inside device region and divided in segments by insulated trench-shaped gates to have a base region covered with an emitter region in its upper surface, a collector region, and an emitter electrode electrically connected to the emitter region and the base region, a dummy base region contiguous to the cell structures and configured as a base region that has its upper surface left without the emitter region connected to the emitter electrode, an inner region defined in and insulated from the dummy base region, and a connection part to electrically connect the inner region to the emitter electrode.Type: GrantFiled: June 17, 2005Date of Patent: May 1, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Teramae, Shigeru Hasegawa, Hideaki Ninomiya, Masahiro Tanaka
-
Publication number: 20070075393Abstract: In a high voltage P-channel MOS transistor formed on a silicon-on-insulator (SOI) substrate, a P+-type source region (8), an N-type body region (4) and an N+-body contact diffusion region (10) are surrounded by a P+-type drain region (9) and a P-type drift region (5). A gate electrode (7) is formed to overlap the end portion of the N-type body region (4). The end portion of the N-type body region (4) has a portion in which the gate electrode (7) and the P+-type source region (8) are not adjacent to each other.Type: ApplicationFiled: July 18, 2006Publication date: April 5, 2007Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Teruhisa Ikuta, Hiroyoshi Ogura, Yoshinobu Sato, Toru Terashita
-
Patent number: 7192814Abstract: In one embodiment a transistor is formed with a gate structure having an opening in the gate structure. An insulator is formed on at least sidewalls of the opening and a conductor is formed on the insulator.Type: GrantFiled: September 16, 2004Date of Patent: March 20, 2007Assignee: Semiconductor Components Industries, L.L.C.Inventor: Prasad Venkatraman