In Different Semiconductor Regions (e.g., Heterojunctions) (epo) Patents (Class 257/E29.091)
-
Publication number: 20130099283Abstract: A device includes insulation regions over portions of a semiconductor substrate, and a III-V compound semiconductor region over top surfaces of the insulation regions, wherein the III-V compound semiconductor region overlaps a region between opposite sidewalls of the insulation regions. The III-V compound semiconductor region includes a first and a second III-V compound semiconductor layer formed of a first III-V compound semiconductor material having a first band gap, and a third III-V compound semiconductor layer formed of a second III-V compound semiconductor material between the first and the second III-V compound semiconductor layers. The second III-V compound semiconductor material has a second band gap lower than the first band gap. A gate dielectric is formed on a sidewall and a top surface of the III-V compound semiconductor region. A gate electrode is formed over the gate dielectric.Type: ApplicationFiled: October 21, 2011Publication date: April 25, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Ta Lin, Chun-Feng Nieh, Chung-Yi Yu, Chi-Ming Chen
-
Publication number: 20130087804Abstract: A semiconductor structure includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer and different from the first III-V compound layer in composition. A carrier channel is located between the first III-V compound layer and the second III-V compound layer. A source feature and a drain feature are disposed on the second III-V compound layer. A gate electrode is disposed over the second III-V compound layer between the source feature and the drain feature. A carrier channel depleting layer is disposed on the second III-V compound layer. The carrier channel depleting layer is deposited using plasma and a portion of the carrier channel depleting layer is under at least a portion of the gate electrode.Type: ApplicationFiled: October 11, 2011Publication date: April 11, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Fu-Wei YAO, Chun-Wei HSU, Chen-Ju YU, Jiun-Lei Jerry YU, Fu-Chih YANG, Chih-Wen HSIUNG
-
Publication number: 20130075698Abstract: A semiconductor device includes a first semiconductor layer provided over a substrate; an electron transit layer contacting a top of the first semiconductor layer; and a second semiconductor layer contacting a top of the electron transit layer, wherein the electron transit layer has a dual quantum well layer having a structure where a first well layer, an intermediate barrier layer, and a second well layer are sequentially stacked, an energy of a conduction band of the intermediate barrier layer is lower than an energy of conduction band of the first semiconductor layer and the second semiconductor layer, and a ground level is generated in the first and second well layers, and a first excitation level is generated in the dual quantum well layer.Type: ApplicationFiled: September 25, 2012Publication date: March 28, 2013Applicants: National Institute of Information and Communications Technology, Fujitsu LimitedInventors: Fujitsu Limited, National Institute of Information and communicatio
-
Publication number: 20130075751Abstract: An embodiment of a compound semiconductor device includes: a substrate; an electron channel layer and an electron supply layer formed over the substrate; a gate electrode, a source electrode and a drain electrode formed on or above the electron supply layer; a p-type semiconductor layer formed between the electron supply layer and the gate electrode; and a hole barrier layer formed between the electron supply layer and the p-type semiconductor layer, a band gap of the hole barrier layer being larger than that of the electron supply layer.Type: ApplicationFiled: August 15, 2012Publication date: March 28, 2013Applicant: Fujitsu LimitedInventor: Kenji IMANISHI
-
Publication number: 20130075752Abstract: A semiconductor device includes: a first semiconductor layer formed on a substrate; a second semiconductor layer formed on the first semiconductor layer; a third semiconductor layer formed on the second semiconductor layer; a gate electrode formed on the third semiconductor layer; and a source electrode and a drain electrode formed in contact with the second semiconductor layer, wherein a semiconductor material of the third semiconductor layer is doped with a p-type impurity element; and the third semiconductor layer has a jutting out region that juts out beyond an edge of the gate electrode toward a side where the drain electrode is provided.Type: ApplicationFiled: September 4, 2012Publication date: March 28, 2013Applicant: FUJITSU LIMITEDInventor: Junji KOTANI
-
Patent number: 8404508Abstract: An enhancement-mode GaN transistor and a method of forming it. The enhancement-mode GaN transistor includes a substrate, transition layers, a buffer layer comprised of a III Nitride material, a barrier layer comprised of a III Nitride material, drain and source contacts, a gate III-V compound containing acceptor type dopant elements, and a gate metal, where the gate III-V compound and the gate metal are formed with a single photo mask process to be self-aligned and the bottom of the gate metal and the top of the gate compound have the same dimension. The enhancement mode GaN transistor may also have a field plate made of Ohmic metal, where a drain Ohmic metal, a source Ohmic metal, and the field plate are formed by a single photo mask process.Type: GrantFiled: April 8, 2010Date of Patent: March 26, 2013Assignee: Efficient Power Conversion CorporationInventors: Alexander Lidow, Robert Beach, Alana Nakata, Jianjun Cao, Guang Yuan Zhao
-
Publication number: 20130069074Abstract: According to an example embodiment, a power device includes a substrate, a nitride-containing stack on the substrate, and an electric field dispersion unit. Source, drain, and gate electrodes are on the nitride-containing stack. The nitride-containing stack includes a first region that is configured to generate a larger electric field than that of a second region of the nitride-containing stack. The electric field dispersion unit may be between the substrate and the first region of the nitride-containing stack.Type: ApplicationFiled: September 11, 2012Publication date: March 21, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-won LEE, Su-hee CHAE, Jun-youn KIM, In-jun HWANG, Hyo-ji CHOI
-
Publication number: 20130069076Abstract: Provided is a nitride semiconductor device comprising a base substrate; a buffer layer formed above the base substrate; an active layer formed on the buffer layer; and at least two electrodes formed above the active layer. The buffer layer includes one or more composite layers that each have a plurality of nitride semiconductor layers with different lattice constants, and at least one of the one or more composite layers is doped with carbon atoms and oxygen atoms in at least a portion of a carrier region of the nitride semiconductor having the largest lattice constant among the plurality of nitride semiconductor layers, the carrier region being a region in which carriers are generated due to the difference in lattice constants between this nitride semiconductor layer and the nitride semiconductor layer formed directly thereon.Type: ApplicationFiled: September 14, 2012Publication date: March 21, 2013Applicant: ADVANCED POWER DEVICE RESEARCH ASSOCIATIONInventors: Masayuki IWAMI, Takuya KOKAWA
-
Publication number: 20130069071Abstract: Compression strains are generated at an interface between the cap layer and the barrier layer and an interface between the channel layer and the buffer layer and a tensile strain is generated at an interface between the barrier layer and the channel layer. Therefore, negative charge is higher than positive charge at the interface between the cap layer and the barrier layer and the interface between the channel layer and the buffer layer, while positive charge is higher than negative charge at the interface between the barrier layer and the channel. The channel layer has a stacked layer structure of a first layer, a second layer, and a third layer. The second layer has a higher electron affinity than those of the first layer and the third layer.Type: ApplicationFiled: July 19, 2012Publication date: March 21, 2013Applicant: Renesas Electronics CorporationInventors: Takashi Inoue, Tatsuo Nakayama, Yasuhiro Okamoto, Hironobu Miyamoto
-
Publication number: 20130062616Abstract: A GaN-based field effect transistor (MOSFET) is comprised of a channel layer comprised of p-type GaN, an electron supply layer, a surface layer having band gap energy smaller than that of said electron supply layer, sequentially laminated on a substrate, and recess section is formed by removing a part of the drift layer, the electron supply layer, and the surface layer down to a depth that reaches to the channel layer. A source electrode and a drain electrode are formed so that the recess section positions between them, a gate insulation film is formed on the surface layer and on inner-surface of the recess section including the channel layer, and a gate electrode is formed on the gate insulating film in the recess section.Type: ApplicationFiled: November 8, 2012Publication date: March 14, 2013Applicant: FURUKAWA ELECTRIC CO., LTD.Inventor: Furukawa Electric Co., Ltd.
-
Publication number: 20130048942Abstract: A nitride semiconductor template includes a substrate, and a group III nitride semiconductor layer having an oxygen-doped layer formed on the substrate, and a silicon-doped layer formed on the oxygen-doped layer. A total thickness of the group III nitride semiconductor layer is not smaller than 4 ?m and not greater than 10 ?m, and an average silicon carrier concentration in the silicon-doped layer is not lower than 1×1018 cm?3 and not higher than 5×1018 cm?3.Type: ApplicationFiled: August 10, 2012Publication date: February 28, 2013Applicant: Hitachi Cable, Ltd.Inventors: Taichiroo KONNO, Hajime Fujikura
-
Publication number: 20130049012Abstract: Methods of forming ternary III-nitride materials include epitaxially growing ternary III-nitride material on a substrate in a chamber. The epitaxial growth includes providing a precursor gas mixture within the chamber that includes a relatively high ratio of a partial pressure of a nitrogen precursor to a partial pressure of one or more Group III precursors in the chamber. Due at least in part to the relatively high ratio, a layer of ternary III-nitride material may be grown to a high final thickness with small V-pit defects therein. Semiconductor structures including such ternary III-nitride material layers are fabricated using such methods.Type: ApplicationFiled: October 24, 2012Publication date: February 28, 2013Applicant: SoitecInventors: Soitec, Christophe Figuet, Pierre Tomasini
-
Publication number: 20130043483Abstract: A hybrid transistor device is provided. In one example case, the device includes a substrate, an oxide layer formed on the substrate, and a wide-bandgap body material formed between a portion of the oxide layer and a gate dielectric layer. The wide-bandgap body material has an energy bandgap higher than that of silicon. The device includes source-drain/emitter material formed on the oxide layer adjacent to the wide-bandgap body material so as to define a hetero-structure interface where the source-drain/emitter material contacts the wide-bandgap body material. The device includes a gate material formed over the gate dielectric layer, a base material formed over a portion of the source-drain/emitter material, and a collector material formed over a portion of the base material. The source-drain/emitter material is shared so as to electrically combine a drain of a first transistor type portion of the device and an emitter of a second transistor type portion.Type: ApplicationFiled: August 17, 2011Publication date: February 21, 2013Applicant: BAE SYSTEMS Information & Electronic Systems Integration Inc.Inventor: Richard T. Chan
-
Publication number: 20130043508Abstract: The present invention is related to a method for manufacturing a low defect interface between a dielectric material and an III-V compound. More specifically, the present invention relates to a method for manufacturing a passivated interface between a dielectric material and an III-V compound. The present invention is also directed to a device comprising a low defect interface between a dielectric material and an III-V compound that has improved performance.Type: ApplicationFiled: October 17, 2012Publication date: February 21, 2013Inventor: Clement Merckling
-
Publication number: 20130043484Abstract: A high electron mobility transistor includes a source, gate and drain, a first III-V semiconductor region having a two-dimensional electron gas (2DEG) which provides a first conductive channel controllable by the gate between the source and drain, and a second III-V semiconductor region below the first III-V semiconductor region and having a second conductive channel connected to the source or drain and not controllable by the gate. The first and second III-V semiconductor regions are spaced apart from one another by a region of the high electron mobility transistor having a different band gap than the first and second III-V semiconductor regions.Type: ApplicationFiled: August 19, 2011Publication date: February 21, 2013Applicant: Infineon Technologies Austria AGInventors: Gilberto Curatola, Oliver Häberlen
-
Publication number: 20130043488Abstract: Provided is a crack-free epitaxial substrate having excellent breakdown voltage properties in which a silicon substrate is used as a base. The epitaxial substrate includes a (111) single crystal Si substrate and a buffer layer including a plurality of first lamination units. Each of those units includes a composition modulation layer formed of a first composition layer made of AlN and a second composition layer made of AlxGa1-xN being alternately laminated, and a first intermediate layer made of AlyGa1-yN (0?y?1). The relationship of x(1)?x(2)? . . . ?x(n?1)?x(n) and x(1)?x(n) is satisfied, where n represents the number of laminations of each of the first and second composition layers, and x(i) represents the value of x in i-th one of the second composition layers as counted from the base substrate side. The second composition layer is coherent to the first composition layer, and the first intermediate layer is coherent to the composition modulation layer.Type: ApplicationFiled: October 23, 2012Publication date: February 21, 2013Applicant: NGK INSULATORS, LTD.Inventor: NGK Insulators, Ltd.
-
Publication number: 20130043485Abstract: A p-type GaN-based semiconductor device is provided. Porivded is a GaN-based semiconductor device including: a first channel layer which is formed from a GaN-based semiconductor, and in which a carrier gas of a first conductivity type occurs; a barrier layer formed on the first channel layer from a GaN-based semiconductor having a higher bandgap than the first channel layer; and a second channel layer which is formed on the barrier layer from a GaN-based semiconductor having a lower bandgap than the barrier layer, and in which a carrier gas of a second conductivity type occurs, wherein the carrier concentration of the carrier gas of the second conductivity type is lower in a region below a first gate electrode than in other regions between a first source electrode and a first drain electrode, and is controlled by the first gate electrode.Type: ApplicationFiled: August 15, 2012Publication date: February 21, 2013Applicant: ADVANCED POWER DEVICE RESEARCH ASSOCIATIONInventor: Katsunori UENO
-
Patent number: 8373200Abstract: Disclosed herein is a nitride based semiconductor device. The nitride based semiconductor device includes: a base substrate; an epitaxial growth layer disposed on the base substrate and having a defect generated due to lattice disparity with the base substrate; a leakage current barrier covering the epitaxial growth layer while filling the defect; and an electrode part disposed on the epitaxial growth layer.Type: GrantFiled: July 23, 2010Date of Patent: February 12, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Woo Chul Jeon, Ki Yeol Park, Young Hwan Park, Jung Hee Lee
-
Publication number: 20130032821Abstract: A Schottky barrier diode (SBD) is provided, which improves electrical characteristics and optical characteristics by securing high crystallinity by including an n-gallium nitride (GaN) layer and a GaN layer which are doped with aluminum (Al). In addition, by providing a p-GaN layer on the Al-doped GaN layer, a depletion layer may be formed when a reverse current is applied, thereby reducing a leakage current. The SBD may be manufactured by etching a part of the Al-doped GaN layer and growing a p-GaN layer from the etched part of the Al-doped GaN layer. Therefore, a thin film crystal is not damaged, thereby increasing reliability. Also, since dedicated processes for ion implantation and thermal processing are not necessary, simplified process and reduced cost may be achieved.Type: ApplicationFiled: January 17, 2012Publication date: February 7, 2013Inventor: Jae Hoon LEE
-
Publication number: 20130026486Abstract: Provided is a crack-free epitaxial substrate having excellent breakdown voltage properties in which a silicon substrate is used as a base substrate thereof. The epitaxial substrate includes: a (111) single crystal Si substrate and a buffer layer including a composition modulation layer that is formed of a first composition layer made of AlN and a second composition layer made of AlxGa1-xN (0?x<1) being alternately laminated. The relationship of x(1)?x(2)? . . . ?x(n?1)?x(n) and x(1)>x(n) is satisfied, where n represents the number of laminations of each of the first and the second composition layer (n is a natural number equal to or greater than two), and x(i) represents the value of x in i-th one of the second composition layers as counted from the base substrate side, to thereby cause a compressive strain to exist such that the compressive strain increases in a portion more distant from the base substrate.Type: ApplicationFiled: October 2, 2012Publication date: January 31, 2013Applicant: NGK INSULATORS, LTD.Inventor: NGK Insulators, Ltd.
-
Publication number: 20130026495Abstract: A field effect transistor (FET) includes a III-Nitride channel layer, a III-Nitride barrier layer on the channel layer, wherein the barrier layer has an energy bandgap greater than the channel layer, a source electrode electrically coupled to one of the III-Nitride layers, a drain electrode electrically coupled to one of the III-Nitride layers, a gate insulator layer stack for electrically insulating a gate electrode from the barrier layer and the channel layer, the gate insulator layer stack including an insulator layer, such as SiN, and an AlN layer, the gate electrode in a region between the source electrode and the drain electrode and in contact with the insulator layer, and wherein the AlN layer is in contact with one of the III-Nitride layers.Type: ApplicationFiled: April 25, 2012Publication date: January 31, 2013Applicant: HRL LOBORATORIES, LLCInventors: Rongming Chu, David F. Brown, Xu Chen, Adam J. Williams, Karim S. Boutros
-
Publication number: 20130026482Abstract: A silicon wafer used in manufacturing GaN for LEDs includes a silicon substrate, a buffer layer of boron aluminum nitride (BxAl1-xN) and an upper layer of GaN, for which 0.35?x?0.45. The BAlN forms a wurtzite-type crystal with a cell unit length about two-thirds of a silicon cell unit length on a Si(111) surface. The C-plane of the BAlN crystal has approximately one atom of boron for each two atoms of aluminum. Across the entire wafer substantially only nitrogen atoms of BAlN form bonds to the Si(111) surface, and substantially no aluminum or boron atoms of the BAlN are present in a bottom-most plane of atoms of the BAlN. A method of making the BAlN buffer layer includes preflowing a first amount of ammonia equaling less than 0.01% by volume of hydrogen flowing through a chamber before flowing trimethylaluminum and triethylboron and then a subsequent amount of ammonia through the chamber.Type: ApplicationFiled: July 29, 2011Publication date: January 31, 2013Applicant: Bridgelux, Inc.Inventor: William E. Fenwick
-
Publication number: 20130026488Abstract: Provided is a crack-free epitaxial substrate having excellent breakdown voltage properties in which a silicon substrate is used as a base substrate thereof. The epitaxial substrate includes: a (111) single crystal Si substrate and a buffer layer including a plurality of composition modulation layers each formed of a first composition layer made of AlN and a second composition layer made of AlxGa1-xN (0?x<1) being alternately laminated. The relationship of x(1)?x(2)? . . . ?x(n?1)?x(n) and x(1)>x(n) is satisfied, where n represents the number of laminations of each of the first and the second composition layer, and x(i) represents the value of x in i-th one of the second composition layers as counted from the base substrate side. Each of the second composition layers is formed so as to be in a coherent state relative to the first composition layer.Type: ApplicationFiled: October 4, 2012Publication date: January 31, 2013Applicant: NGK Insulators, Ltd.Inventor: NGK Insulators, Ltd.
-
Publication number: 20130020583Abstract: Provided is a crack-free epitaxial substrate. The epitaxial substrate includes: a (111) single crystal Si substrate and a buffer layer formed of a first and a second lamination unit being alternately laminated such that each of an uppermost and a lowermost portion of the buffer layer is formed of the first lamination unit. The first lamination unit is formed of a first and a second composition layer having different compositions being alternately laminated so as to increase the thickness of the second composition layer in a portion more distant from the base substrate side, to thereby cause a compressive strain to exist in the first lamination unit such that it increases in a portion more distant from the base substrate. The second lamination unit is formed as an intermediate layer that is substantially strain-free and formed with a thickness of 15 nm or more and 150 nm or less.Type: ApplicationFiled: September 26, 2012Publication date: January 24, 2013Applicant: NGK Insulators, Ltd.Inventor: NGK Insulators, Ltd.
-
Publication number: 20130015503Abstract: A monolithic integrated semiconductor structure includes: A) an Si carrier layer, B) a layer having the composition BxAlyGazNtPv, wherein x=0?0.1, y=0?1, z=0?1, t=0?0.1 and v=0.9?1, C) a relaxation layer having the composition BxAlyGazInuPvSbw, wherein x=0?0.1, y=0?1, z=0?1, u=0?1, v=0?1 and w=0?1, wherein w and/or u is on the side facing toward layer A) or B) smaller than, equal to, or bigger than on the side facing away from layer A) or B) and wherein v=1?w and/or y=1?u?x?z, and D) a group III/V, semiconductor material. The sum of the above stoichiometric indices for all group III elements and for all group V elements are each equal to one.Type: ApplicationFiled: July 12, 2012Publication date: January 17, 2013Applicant: NASP III/V GMBHInventor: Bernardette Kunert
-
Publication number: 20130015502Abstract: A structure and method for fabricating a light emitting diode and a light detecting diode on a silicon-on-insulator (SOI) wafer is provided. Specifically, the structure and method involves forming a light emitting diode and light detecting diode on the SOI wafer's backside and utilizing a deep trench formed in the wafer as an alignment marker. The alignment marker can be detected by x-ray diffraction, reflectivity, or diffraction grating techniques. Moreover, the alignment marker can be utilized to pattern openings and perform ion implantation to create p-n junctions for the light emitting diode and light detecting diode. By utilizing the SOI wafer's backside, the structure and method increases the number of light emitting diodes and light detecting diodes that can be formed on a SOI wafer, enables an increase in overall device density for an integrated circuit, and reduces attenuation of light signals being emitted and detected by the diodes.Type: ApplicationFiled: July 11, 2011Publication date: January 17, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Benjamin A. Fox, Nathaniel J. Gibbs, Andrew B. Maki, David M. Onsongo, Trevor J. Timpane
-
Publication number: 20130015464Abstract: A power semiconductor device and a manufacturing method thereof are provided. The power semiconductor device includes an anode electrode including an anode electrode pad, electrode bus lines connected to a first side and a second side on the anode electrode pad, the electrode bus lines each having a decreasing width in a direction away from the anode electrode pad, and pluralities of first anode electrode fingers and second anode electrode fingers connected with a third side and a fourth side on the anode electrode pad and with both sides of the electrode bus line, a cathode electrode including a first cathode electrode pad and a second cathode electrode pad, a plurality of cathode electrode fingers connected with the first cathode electrode pad, and a plurality of second cathode electrode fingers connected with the second cathode electrode pad, and an insulation layer disposed at an external portion of the anode.Type: ApplicationFiled: July 9, 2012Publication date: January 17, 2013Inventors: Seung Bae HUR, Ki Se Kim
-
Publication number: 20130015460Abstract: An embodiment of the disclosure includes a semiconductor structure. The semiconductor structure includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer and different from the first III-V compound layer in composition. An interface is defined between the first III-V compound layer and the second III-V compound layer. A gate is disposed on the second III-V compound layer. A source feature and a drain feature are disposed on opposite side of the gate. Each of the source feature and the drain feature includes a corresponding metal feature at least partially embedded in the second III-V compound layer. A corresponding intermetallic compound underlies each metal feature. Each intermetallic compound contacts a carrier channel located at the interface.Type: ApplicationFiled: July 11, 2011Publication date: January 17, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Chih CHEN, Jiun-Lei Jerry YU, Fu-Wei YAO, Chun-Wei HSU, Fu-Chih YANG, Chun Lin TSAI
-
Publication number: 20130015463Abstract: A nitride-based semiconductor device is provided. The nitride-based semiconductor device may include an aluminum silicon carbide (AlSixC1-x) pre-treated layer, and thus may ease a stress in a nitride semiconductor layer caused by a difference in properties, for example, a lattice constant and a coefficient of expansion, between the substrate and the nitride semiconductor layer formed on the substrate. Accordingly, an incidence of cracks created in the nitride semiconductor layer may be minimized and a surface roughness of the nitride semiconductor layer may be improved and thus, stability and performance of the nitride-based semiconductor device may be improved. The nitride-based semiconductor device may include a grade AlGaN layer of which an aluminum (Al) content gradually decreases from the substrate and thus, an incidence of cracks created in the nitride semiconductor layer may be minimized and the nitride semiconductor layer having a stable structure may be formed.Type: ApplicationFiled: June 20, 2012Publication date: January 17, 2013Inventor: Jae Hoon LEE
-
Publication number: 20130001648Abstract: Some exemplary embodiments of a semiconductor device using a III-nitride heterojunction and a novel Schottky structure and related method resulting in such a semiconductor device, suitable for high voltage circuit designs, have been disclosed. One exemplary structure comprises a first layer comprising a first III-nitride material, a second layer comprising a second III-nitride material forming a heterojunction with said first layer to generate a two dimensional electron gas (2DEG) within said first layer, an anode comprising at least a first metal section forming a Schottky contact on a surface of said second layer, a cathode forming an ohmic contact on said surface of said second layer, a field dielectric layer on said surface of said second layer for isolating said anode and said cathode, and an insulating material on said surface of said second layer and in contact with said anode.Type: ApplicationFiled: September 11, 2012Publication date: January 3, 2013Inventor: Zhi He
-
Patent number: 8344421Abstract: Structures and fabrication processes are described for group III-nitride enhancement mode field effect devices in which a two-dimensional electron gas is present at or near the interface between a pair of active layers that include a group III-nitride barrier layer and a group III-nitride semiconductor layer. The barrier layer has a band gap wider than the band gap of the adjacent underlying semiconductor layer. The two-dimensional electron gas is induced by providing one or more layers disposed over the barrier layer. A gate electrode is in direct contact with the barrier layer. Ohmic contacts for source and drain electrodes are in direct contact either with the barrier layer or with a semiconductor nitride layer disposed over the barrier layer.Type: GrantFiled: May 11, 2010Date of Patent: January 1, 2013Assignee: IQE RF, LLCInventors: Xiang Gao, Shiping Guo
-
Publication number: 20120326122Abstract: Provided are an epitaxial wafer, a photodiode, and the like that include an antimony-containing layer and can be efficiently produced such that protruding surface defects causing a decrease in the yield can be reduced and impurity contamination causing degradation of the performance can be suppressed. The production method includes a step of growing an antimony (Sb)-containing layer on a substrate 1 by metal-organic vapor phase epitaxy using only metal-organic sources; and a step of growing, on the antimony-containing layer, an antimony-free layer including a window layer 5, wherein, from the growth of the antimony-containing layer to completion of the growth of the window layer, the growth is performed at a growth temperature of 425° C. or more and 525° C. or less.Type: ApplicationFiled: October 3, 2011Publication date: December 27, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Kei Fujii, Katsushi Akita, Takashi Ishizuka
-
Publication number: 20120319165Abstract: Object of the invention is to reduce the on resistance between source and drain of a nitride semiconductor device. Between a nitride semiconductor layer lying between source and drain regions and a nitride semiconductor layer serving as an underlying layer, formed is a material having an electron affinity greater than that of these nitride semiconductor layers and having a lattice constant greater than that of the nitride semiconductor layer serving as an underlying layer. As a result, an electron density distribution of a channel formed below a gate insulating film and that of a two-dimensional electron gas formed in a region other than the gate portion, when a gate voltage is applied, can be made closer in the depth direction, leading to reduction in on resistance.Type: ApplicationFiled: May 22, 2012Publication date: December 20, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Tatsuo NAKAYAMA
-
Publication number: 20120319131Abstract: Methods of growing nitride semiconductor layers including forming nitride semiconductor dots on a substrate and growing a nitride semiconductor layer on the nitride semiconductor dots. The nitride semiconductor layer may be separated from the substrate to be used as a nitride semiconductor substrate.Type: ApplicationFiled: August 30, 2012Publication date: December 20, 2012Inventors: Sung-Soo PARK, Moon-sang Lee
-
Publication number: 20120313106Abstract: According to one disclosed embodiment, an enhancement mode high electron mobility transistor (HEMT) comprises a heterojunction including a group III-V barrier layer situated over a group III-V semiconductor body, and a gate structure formed over the group III-V barrier layer and including a P type group III-V gate layer. The P type group III-V gate layer prevents a two dimensional electron gas (2DEG) from being formed under the gate structure. One embodiment of a method for fabricating such an enhancement mode HEMT comprises providing a substrate, forming a group III-V semiconductor body over the substrate, forming a group III-V barrier layer over the group III-V semiconductor body, and forming a gate structure including the P type group III-V gate layer over the group III-V barrier layer.Type: ApplicationFiled: June 10, 2011Publication date: December 13, 2012Applicant: INTERNATIONAL RECTIFIER CORPORATIONInventor: Zhi He
-
Patent number: 8330168Abstract: An object of the present invention is to provide a nitride semiconductor light-emitting device in which contact resistance generated between an n-contact layer and an n-side electrode is effectively reduced while maintaining satisfactory external quantum efficiency, and a method of efficiently producing the nitride semiconductor light-emitting device. Specifically, the present invention characteristically provides a nitride semiconductor light-emitting device having a semiconductor laminated body including an n-type laminate, a light-emitting layer and a p-type laminate, and an n-side electrode and a p-side electrode, characterized in that: the n-type laminate includes an n-contact layer made of an AlxGa1-xN material (0.7?x?1.0) and an n-clad layer provided on the n-contact layer; and an interlayer made of an AlyGa1-yN material (0?y?0.5) is provided on a partially exposed portion, on the light-emitting layer side, of the n-contact layer.Type: GrantFiled: December 24, 2009Date of Patent: December 11, 2012Assignee: Dowa Electronics Materials Co., Ltd.Inventors: Yutaka Ohta, Yoshikazu Ooshika
-
Publication number: 20120305932Abstract: A transistor includes a trench formed in a semiconductor body, the trench having sidewalls and a bottom. The transistor further includes a first semiconductor material disposed in the trench adjacent the sidewalls and a second semiconductor material disposed in the trench and spaced apart from the sidewalls by the first semiconductor material. The second semiconductor material has a different band gap than the first semiconductor material. The transistor also includes a gate material disposed in the trench and spaced apart from the first semiconductor material by the second semiconductor material. The gate material provides a gate of the transistor. Source and drain regions are arranged in the trench with a channel interposed between the source and drain regions in the first or second semiconductor material so that the channel has a lateral current flow direction along the sidewalls of the trench.Type: ApplicationFiled: June 29, 2011Publication date: December 6, 2012Applicant: Infineon Technologies Austria AGInventors: Franz Hirler, Andreas Peter Meiser
-
Publication number: 20120299012Abstract: Described herein is a liquid crystal (LC) device having Gallium Nitride HEMT electrodes. The Gallium Nitride HEMT electrodes can be grown on a variety of substrates, including but not limited to sapphire, silicon carbide, silicon, fused silica (using a calcium flouride buffer layer), and spinel. Also described is a structure provided from GaN HEMT grown on large area silicon substrates and transferred to another substrate with appropriate properties for OPA devices. Such substrates include, but are not limited to sapphire, silicon carbide, silicon, fused silica (using a calcium fluoride buffer layer), and spinel. The GaN HEMT structure includes an AlN interlayer for improving the mobility of the structure.Type: ApplicationFiled: August 10, 2012Publication date: November 29, 2012Applicant: RAYTHEON COMPANYInventors: Daniel P. Resler, William E. Hoke
-
Publication number: 20120300168Abstract: An optically transparent electrically conductive structure having: an optically transparent substrate; an optically transparent buffer and barrier layers; a plurality of optically transparent, two-dimensional electron gas (2-DEG) carrier layers disposed on the substrate. A barrier layer is disposed over a corresponding one of the carrier layers. One of the carrier layers comprises: a GaN channel layer and wherein the barrier layer is Al1-xInxN or Al5yGa1-6yInyN where 0.10<x<0.30 and 0.05<y<0.17.Type: ApplicationFiled: May 23, 2011Publication date: November 29, 2012Applicant: Raytheon CompanyInventor: William E. Hoke
-
Patent number: 8314017Abstract: The present invention is related to a method for manufacturing a low defect interface between a dielectric material and an III-V compound. More specifically, the present invention relates to a method for manufacturing a passivated interface between a dielectric material and an III-V compound. The present invention is also directed to a device comprising a low defect interface between a dielectric material and an III-V compound that has improved performance.Type: GrantFiled: October 1, 2010Date of Patent: November 20, 2012Assignee: IMECInventor: Clement Merckling
-
Patent number: 8298840Abstract: Thin freestanding nitride films are used as a growth substrate to enhance the optical, electrical, mechanical and mobility of nitride based devices and to enable the use of thick transparent conductive oxides. Optoelectronic devices such as LEDs, laser diodes, solar cells, biomedical devices, thermoelectrics, and other optoelectronic devices may be fabricated on the freestanding nitride films. The refractive index of the freestanding nitride films can be controlled via alloy composition. Light guiding or light extraction optical elements may be formed based on freestanding nitride films with or without layers. Dual sided processing is enabled by use of these freestanding nitride films. This enables more efficient output for light emitting devices and more efficient energy conversion for solar cells.Type: GrantFiled: May 6, 2011Date of Patent: October 30, 2012Assignee: Goldeneye, Inc.Inventors: Scott M. Zimmerman, Karl W. Beeson, William R. Livesay
-
Publication number: 20120267639Abstract: Disclosed herein are a nitride semiconductor device and a method for manufacturing the same. According to an exemplary embodiment, there is provided a nitride semiconductor device, including: a nitride semiconductor layer having a 2DEG channel; a drain electrode ohmic-contacted with the nitride semiconductor layer; a source electrode Schottky-contacted with the nitride semiconductor layer, including a plurality of patterned protrusion portions protruded to the drain electrode direction, and including an ohmic pattern ohmic-contacted with the nitride semiconductor layer therein; a dielectric layer disposed on the nitride semiconductor layer between the drain electrode and the source electrode and over at least a portion of the source electrode including the patterned protrusion portions; and a gate electrode disposed on the dielectric, wherein a portion of the gate electrode is disposed on the dielectric layer over the patterned protrusion portions and a drain direction edge portion of the source electrode.Type: ApplicationFiled: April 17, 2012Publication date: October 25, 2012Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Woo Chul JEON, Ki Yeol Park, Young Hwan Park
-
Publication number: 20120267638Abstract: A method of fabricating a gallium nitride (GaN) thin layer structure includes forming a sacrificial layer on a substrate, forming a first buffer layer on the sacrificial layer, forming an electrode layer on the first buffer layer, forming a second buffer layer on the electrode layer, partially etching the sacrificial layer to form at least two support members configured to support the first buffer layer and define at least one air cavity between the substrate and the first buffer layer, and forming a GaN thin layer on the second buffer layer.Type: ApplicationFiled: October 11, 2011Publication date: October 25, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Joo-ho Lee, Jun-hee Choi, Sang-hun Lee, Mi-jeong Song
-
Publication number: 20120256191Abstract: Epitaxial growth methods and devices are described that include a textured surface on a substrate. Geometry of the textured surface provides a reduced lattice mismatch between an epitaxial material and the substrate. Devices formed by the methods described exhibit better interfacial adhesion and lower defect density than devices formed without texture. Silicon substrates are shown with gallium nitride epitaxial growth and devices such as LEDs are formed within the gallium nitride.Type: ApplicationFiled: June 20, 2012Publication date: October 11, 2012Inventors: Anton deVilliers, Erik Byers, Scott Sills
-
Patent number: 8278694Abstract: The present invention provides a semiconductor device having a plurality of vertical transistors, which includes, on a substrate, a semiconductor pillar 5; gate electrode 11 provided on the side of the pillar via gate insulating film 10; first diffusion layer 9 connected to the bottom of the pillar; and second diffusion layer 16 connected to the top of the pillar, second diffusion layer 16 includes first portion 14 formed within the area over the pillar, and second portion 15 which is an epitaxial growth layer, formed on the first portion and contacting with insulating film 17 which is provided between adjacent vertical transistors.Type: GrantFiled: February 14, 2011Date of Patent: October 2, 2012Assignee: Elpida Memory, Inc.Inventors: Yoshinori Ikebuchi, Yoshihiro Takaishi
-
Publication number: 20120241821Abstract: A heterostructure that includes, successively, a support substrate of a material having an electrical resistivity of less than 10?3 ohm·cm and a thermal conductivity of greater than 100 W·m?1·K?1, a bonding layer, a first seed layer of a monocrystalline material of composition AlxInyGa(1-x-y)N, a second seed layer of a monocrystalline material of composition AlxInyGa(1-x-y)N, and an active layer of a monocrystalline material of composition AlxInyGa(1-x-y)N, and being present in a thickness of between 3 and 100 micrometers. The materials of the support substrate, the bonding layer and the first seed layer are refractory at a temperature of greater than 750° C., the active layer and second seed layer have a difference in lattice parameter of less than 0.005 ?, the active layer is crack-free, and the heterostructure has a specific contact resistance between the bonding layer and the first seed layer that is less than or equal to 0.1 ohm·cm2.Type: ApplicationFiled: December 1, 2010Publication date: September 27, 2012Applicant: SOITECInventors: Jean-Marc Bethoux, Fabrice Letertre, Chris Werkhoven, Ionut Radu, Oleg Kononchuck
-
Publication number: 20120235161Abstract: A templated substrate includes a base layer, and a template layer is disposed on the base layer and having a composition including a single-crystal Group III nitride. The template layer includes a continuous sublayer on the base layer and a nanocolumnar sublayer on the first sublayer, wherein the nanocolumnar sublayer includes a plurality of nano-scale columns.Type: ApplicationFiled: May 31, 2012Publication date: September 20, 2012Inventors: Tanya Paskova, Edward A. Preble, Terry I. Clites, Andrew D. Hanser, Keith R. Evans
-
Publication number: 20120228626Abstract: In a semiconductor device including a stack structure having heterojunction units formed by alternately stacking GaN (gallium nitride) films and barrier films which are different in forbidden band width, a first electrode formed in a Schottky barrier contact with one sidewall of the stack structure, and a second electrode formed in contact with the other sidewall, an oxide film is interposed between the first electrode and the barrier films. Therefore, the reverse leakage current is prevented from flowing through defects remaining in the barrier films due to processing of the barrier films, so that a reverse leakage current of a Schottky barrier diode is reduced.Type: ApplicationFiled: February 4, 2012Publication date: September 13, 2012Inventors: Kazuhiro Mochizuki, Takashi Ishigaki, Akihisa Terano, Tomonobu Tsuchiya
-
Patent number: 8264001Abstract: A semiconductor wafer includes a substrate, a buffer region formed on one main surface of the substrate and formed from a compound semiconductor, and a main semiconductor region formed in the buffer region and formed from a compound semiconductor, wherein the buffer region includes a first multi-layer structured buffer region and a second multi-layer structured buffer region stacked with a plurality of alternating first layers and second layers, and a single layer structured buffer region arranged between the first multi-layer structured buffer region and the second multi-layer structured buffer region, the first layer is formed from a compound semiconductor which has a lattice constant smaller than a lattice constant of a material which forms the substrate, the second layer is formed from a compound semiconductor which has a lattice constant between a lattice constant of a material which forms the substrate and a lattice constant of a material which forms the first layer, and wherein the single layer structuType: GrantFiled: March 11, 2010Date of Patent: September 11, 2012Assignee: Sanken Electric Co., Ltd.Inventor: Ken Sato
-
Publication number: 20120223328Abstract: A Group III nitride epitaxial laminate substrate comprising a substrate, a buffer and a main laminate in this order, wherein the buffer includes an initial growth layer, a first superlattice laminate and a second superlattice laminate in this order, the first superlattice laminate includes five to 20 sets of first AlN layers and second GaN layers, the first AlN layers and the second GaN layers being alternately stacked, and each one set of the first AlN layer and the second GaN layer has a thickness of less than 44 nm, the second superlattice laminate includes a plurality of sets of first layers made of an AlN material or an AlGaN material and second layers made of an AlGaN material having a different band gap from the first layers, the first and second layers being alternately stacked.Type: ApplicationFiled: November 4, 2010Publication date: September 6, 2012Applicant: DOWA ELECTRONICS MATERIALS CO., LTD.Inventors: Tetsuya Ikuta, Jo Shimizu, Tomohiko Shibata