Combined With Capacitor Or Resistor (epo) Patents (Class 257/E29.218)
-
Publication number: 20130320398Abstract: An approach for providing a latch-up robust silicon control rectifier (SCR) is disclosed. Embodiments include providing a first N+ region and a first P+ region in a substrate for a SCR; providing first and second n-well regions in the substrate proximate the first N+ and P+ regions; providing a second N+ region in the first n-well region, and a second P+ region in the second n-well region; and coupling the first N+ and P+ regions to a ground rail, the second N+ region to a power rail, and the second P+ region to an I/O pad.Type: ApplicationFiled: May 30, 2012Publication date: December 5, 2013Applicant: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventor: Da-Wei Lai
-
Patent number: 8502269Abstract: A first first-conductivity-type diffusion layer, a first second-conductivity-type diffusion layer, a second first-conductivity-type diffusion layer, and a second second-conductivity-type diffusion layer are arranged in this order. In a region where the second second-conductivity-type diffusion layer and the first-conductivity-type layer are in contact with each other, impurity concentrations thereof are higher in a part in contact with a side face of the second second-conductivity-type diffusion layer than in a part at a bottom surface of the second second-conductivity-type diffusion layer.Type: GrantFiled: August 4, 2011Date of Patent: August 6, 2013Assignee: Renesas Electronics CorporationInventors: Kouichi Sawahata, Masaharu Sato
-
Patent number: 8482046Abstract: Disclosed are embodiments for a container capacitor structure in which at least two container capacitors, e.g., an inner and outer container capacitor, are made concentric and nested with respect to one another. The nested capacitors are formed in one embodiment by defining a hole in a dielectric layer for the nested container capacitors in the vicinity of two capacitor contact plugs. An outer capacitor plate is formed by etching back poly 1 to leave it substantially on the vertical edges of the hole and in contact with one of the plugs. At least one sacrificial sidewall is formed on the poly 1, and poly 2 is deposited over the sidewalls to form an inner capacitor plate in contact with the other plug. The structure is planarized, the sacrificial sidewalls are removed, a capacitor dielectric is formed, and is topped with poly 3. Additional structures such as a protective layer (to prevent poly 1-to-poly 2 shorting) and a conductive layer (to strap the plugs to their respective poly layers) can also be used.Type: GrantFiled: August 23, 2011Date of Patent: July 9, 2013Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 8441031Abstract: Electrostatic discharge (ESD) protection is provided for discharging current between input and output nodes. In accordance with various embodiments, an ESD protection device includes an open-base transistor having an emitter connected to the input node and a collector connected to pass current to the output node via a resistor in response to a voltage at the input node exceeding a threshold that causes the transistor to break down. The resistor is coupled across emitter and collector regions of a second open-base transistor that is configured to turn on for passing current in response to the current across the resistor exceeding a threshold that applies a threshold breakdown voltage across the second transistor. In some implementations, an emitter and/or base of the second transistor are connected to, or are respectively the same region as, a base and a collector of the first transistor.Type: GrantFiled: January 28, 2011Date of Patent: May 14, 2013Assignee: NXP B.V.Inventors: Steffen Holland, Zhihao Pan
-
Patent number: 8395199Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-XCaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: GrantFiled: March 25, 2006Date of Patent: March 12, 2013Assignee: 4D-S Pty Ltd.Inventor: Makoto Nagashima
-
Patent number: 8344386Abstract: The present invention provides a novel capacitor element, laminated thin-film device, and circuit wherein the capacitance dependency on voltage can be appropriately adjusted, and a technology for manufacturing such a capacitor element and laminated thin-film device. In the capacitor element that comprises a pair of electrode layers and a dielectric layer disposed between the electrode layers, a well region where an ion is implanted is disposed in the dielectric layer, and the C-V curve between the electrode layers is shifted or shifted and expanded in at least one direction of the plus direction and minus direction with respect to the voltage axis.Type: GrantFiled: December 7, 2010Date of Patent: January 1, 2013Assignee: Fujitsu LimitedInventors: John David Baniecki, Takeshi Shioga, Kazuaki Kurihara
-
Publication number: 20120199874Abstract: An apparatus and method for high voltage transient electrical overstress protection are disclosed. In one embodiment, the apparatus includes an internal circuit electrically connected between a first node and a second node; and a protection circuit electrically connected between the first node and the second node. The protection circuit is configured to protect the internal circuit from transient electrical overstress events while maintaining a relatively high holding voltage upon activation.Type: ApplicationFiled: February 4, 2011Publication date: August 9, 2012Applicant: Analog Devices, Inc.Inventors: Javier A. Salcedo, Karl Sweetland
-
Publication number: 20120193675Abstract: Electrostatic discharge (ESD) protection is provided for discharging current between input and output nodes. In accordance with various embodiments, an ESD protection device includes an open-base transistor having an emitter connected to the input node and a collector connected to pass current to the output node via a resistor in response to a voltage at the input node exceeding a threshold that causes the transistor to break down. The resistor is coupled across emitter and collector regions of a second open-base transistor that is configured to turn on for passing current in response to the current across the resistor exceeding a threshold that applies a threshold breakdown voltage across the second transistor. In some implementations, an emitter and/or base of the second transistor are connected to, or are respectively the same region as, a base and a collector of the first transistor.Type: ApplicationFiled: January 28, 2011Publication date: August 2, 2012Inventors: Steffen Holland, Zhihao Pan
-
Publication number: 20120032228Abstract: A first first-conductivity-type diffusion layer, a first second-conductivity-type diffusion layer, a second first-conductivity-type diffusion layer, and a second second-conductivity-type diffusion layer are arranged in this order. In a region where the second second-conductivity-type diffusion layer and the first-conductivity-type layer are in contact with each other, impurity concentrations thereof are higher in a part in contact with a side face of the second second-conductivity-type diffusion layer than in a part at a bottom surface of the second second-conductivity-type diffusion layer.Type: ApplicationFiled: August 4, 2011Publication date: February 9, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Kouichi SAWAHATA, Masaharu SATO
-
Patent number: 8106438Abstract: The present teachings relate to a method of forming a container capacitor structure on a substrate. In one embodiment, the method comprises etching a recess in the substrate, depositing a first conductive layer on the substrate so as to overlie the substrate and the recess, depositing a filler layer so as to overlie the first conductive layer and fill the recess, and etching the first and second conductive layers so as to define a lower electrode within the recess. The method further comprises forming a cap layer on the lower electrode so as to overlie the first conductive layer and the filler layer and etching at least a portion of the substrate away from the lower electrode to thereby at least partially isolate the lower electrode. Subsequently, the remainder of the capacitor structure may be formed by depositing a dielectric layer on the lower electrode and depositing a second conductive layer on the dielectric layer so as to form an upper electrode.Type: GrantFiled: August 22, 2005Date of Patent: January 31, 2012Assignee: Micron Technology, Inc.Inventors: Guy Blalock, Scott Meikle
-
Patent number: 8089135Abstract: Back-end-of-line (BEOL) wiring structures that include a passive element, such as a thin film resistor or a metal-insulator-metal capacitor, and multiple-height vias in a metallization level, as well as design structures for a radiofrequency integrated circuit. The wiring structures generally include a first metal-filled via in a dielectric layer having sidewalls that intersect the passive element and a second metal-filled via in the dielectric layer with sidewalls that do not intersect the passive element. The bottom of the first via includes a conductive layer that operates as an etch stop to prevent deepening of the sidewalls of the first via into a portion of the passive element when the second via is fully etched through the dielectric layer. A liner is applied to the layer of conductive material and the sidewalls of the first via, and the remaining space is filled with another conductive layer.Type: GrantFiled: July 30, 2008Date of Patent: January 3, 2012Assignee: International Business Machine CorporationInventors: Peter J. Lindgren, Anthony K. Stamper
-
Patent number: 8058700Abstract: An improvement for a smart, highside, high current, power switch module formed in an integrated circuit having at least one composite MOS/FET transistor switch connected to controlling and protection circuits. The power switch module has a load terminal (L), a battery input terminal (B), a control input terminal (C) and a diagnostic feedback terminal (M). The improvement provides overcurrent protection from a substantially instantaneous short circuit across an electrical load connected to the load terminal of the power switch module. The improvement is a capacitive circuit element connected between the battery input terminal (B) and the diagnostic feedback terminal (M).Type: GrantFiled: June 7, 2007Date of Patent: November 15, 2011Assignee: InPower LLCInventor: James D. Sullivan
-
Patent number: 8017985Abstract: Disclosed are embodiments for a container capacitor structure in which at least two container capacitors, e.g., an inner and outer container capacitor, are made concentric and nested with respect to one another. The nested capacitors are formed in one embodiment by defining a hole in a dielectric layer for the nested container capacitors in the vicinity of two capacitor contact plugs. An outer capacitor plate is formed by etching back poly 1 to leave it substantially on the vertical edges of the hole and in contact with one of the plugs. At least one sacrificial sidewall is formed on the poly 1, and poly 2 is deposited over the sidewalls to form an inner capacitor plate in contact with the other plug. The structure is planarized, the sacrificial sidewalls are removed, a capacitor dielectric is formed, and is topped with poly 3. Additional structures such as a protective layer (to prevent poly 1-to-poly 2 shorting) and a conductive layer (to strap the plugs to their respective poly layers) can also be used.Type: GrantFiled: September 3, 2010Date of Patent: September 13, 2011Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 7977708Abstract: A co-integrated HBT/FET apparatus and system, and methods for making the same, are disclosed. A co-integrated HBT/FET apparatus may include a first epitaxial structure formed over a substrate, the first epitaxial structure forming, at least in part, a FET device, a separation layer formed over the first epitaxial structure, and a second epitaxial structure formed over the separation layer, the second epitaxial structure forming, at least in part, a heterojunction bipolar transistor (HBT) device.Type: GrantFiled: November 15, 2007Date of Patent: July 12, 2011Assignee: Triquint Semiconductor, Inc.Inventors: Timothy Henderson, Jeremy Middleton, Sumir Varma, Corey Jordan, Gerard Mahoney, Bradley Avrit, Lucius Rivers
-
Patent number: 7723767Abstract: A transition metal oxide dielectric material is doped with a non-metal in order to enhance the electrical properties of the metal oxide. In a preferred embodiment, a transition metal oxide is deposited over a bottom electrode and implanted with a dopant. In a preferred embodiment, the metal oxide is hafnium oxide or zirconium oxide and the dopant is nitrogen. The dopant can convert the crystal structure of the hafnium oxide or zirconium oxide to a tetragonal structure and increase the dielectric constant of the metal oxide.Type: GrantFiled: August 3, 2006Date of Patent: May 25, 2010Assignee: Micron Technology, Inc.Inventors: Jiutao Li, Shuang Meng
-
Patent number: 7619271Abstract: A deep trench device with a single sided connecting structure. The device comprises a substrate having a trench therein. A buried trench capacitor is disposed in a lower portion of the trench. An asymmetric collar insulator is disposed on an upper portion of the sidewall of the trench. A connecting structure is disposed in the upper portion of the trench, comprising an epitaxial silicon layer disposed on and adjacent to a relatively low portion of the asymmetric collar insulator and a connecting member disposed between the epitaxial silicon layer and a relatively high portion of the asymmetric collar insulator. A conductive layer is disposed between the relatively high and low portions of the asymmetric collar insulator, to electrically connect the buried trench capacitor and the connecting structure. A cap layer is disposed on the connecting structure. A fabrication method for a deep trench device is also disclosed.Type: GrantFiled: November 15, 2007Date of Patent: November 17, 2009Assignee: Nanya Technology CorporationInventors: Shian-Jyh Lin, Chien-Li Cheng
-
Publication number: 20090236689Abstract: According to one aspect of the present invention, a method of forming a microelectronic assembly, such as an integrated passive device (72), is provided. An insulating initial dielectric layer (32) comprising charge trapping films of, for example, aluminum nitride or silicon nitride or silicon oxide or a combination thereof, is formed over a silicon substrate (20). At least one passive electronic component (62) is formed over the initial dielectric layer (32). In an embodiment where silicon nitride or oxide is used in the initial dielectric layer (32) in contact with the silicon substrate (20), it is desirable to pre-treat the silicon surface (22) by exposing it to a surface damage causing treatment (e.g. an argon plasma) prior to depositing the initial dielectric layer, to assist in providing carrier depletion near the silicon surface around zero bias. RF loss in integrated passive devices using such silicon substrates is equal or lower than that obtained with GaAs substrates.Type: ApplicationFiled: March 24, 2008Publication date: September 24, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Terry K. Daly, Keri L. Costello, James G. Cotronakis, Jason R. Fender, Jeff S. Hughes, Agni Mitra, Adolfo C. Reyes
-
Publication number: 20080237793Abstract: A method of forming a semiconductor device, includes forming a lower electrode including a metal and a nitrogen on a semiconductor substrate, irradiating a reducing gas to a surface of the lower electrode, and irradiating a gas containing silicon to the surface of the lower electrode to form a projection containing silicide by reacting the metal with the silicon in an island shape on the surface of the lower electrode. Then, a capacitor film is formed on the lower electrode and the projection, and an upper electrode is formed on the capacitor film.Type: ApplicationFiled: March 6, 2008Publication date: October 2, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Daisuke Oshida, Toshiyuki Takewaki, Takuji Onuma, Koichi Ohto
-
Publication number: 20080121925Abstract: Disclosed is a low voltage triggered silicon controlled rectifier (LVTSCR) . The LVTSCR includes a first-type semiconductor substrate; a second-type well formed in a predetermined region of the semiconductor substrate; first to third diffusion regions sequentially formed in the well; fourth to sixth diffusion regions sequentially formed at an outside of the well to be adjacent to the third diffusion resion; and a capacitor having one terminal connected to the third diffusion region and the other terminal connected to the fourth diffusion region.Type: ApplicationFiled: June 29, 2007Publication date: May 29, 2008Inventor: Kook Whee KWAK
-
Patent number: 7348654Abstract: RF devices formed in integrated circuit devices include a top metal level overlying a substrate. The top metal level comprises pads and portions of planned RF devices and an RF metal level overlying the top metal level completes the RF devices which may be an interconnected RF network that may include capacitors, inductors or both. Openings are formed in a passivation layer overlying the RF metal level to provide direct access to the RF devices. The interconnected RF network may include fuses enabling the network to be selectively altered by cutting relatively thin interconnect lines using a laser directed through the openings. The RF devices or portions of the RF network may be directly coupled to external devices and utilized in SOC (System On a Chip) and SIT (System In Package) technologies.Type: GrantFiled: April 14, 2005Date of Patent: March 25, 2008Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Yeou-Lang Hsieh, Ching-Kwun Huang, Yi-Jing Chu
-
Patent number: 7274047Abstract: An electrostatic discharge (ESD) protection circuit in a semiconductor integrated circuit (IC) having protected circuitry. The ESD protection circuit includes a silicon controlled rectifier (SCR) having at least one first type high dopant region coupled to a first reference potential of the protected circuitry, and at least one second type high dopant region coupled to a second reference potential of the IC. The SCR is triggered by an external on-chip trigger device, which is adapted for injecting a trigger current into at least one gate of the SCR.Type: GrantFiled: January 10, 2005Date of Patent: September 25, 2007Assignees: Sarnoff Corporation, Sarnoff Europe BVBAInventors: Cornelius Christian Russ, Markus Paul Josef Mergens, John Armer, Koen Gerard Maria Verhaege
-
Patent number: 7122888Abstract: A semiconductor device is arranged so as to include (i) a wire L1, connected directly to an LSI chip, which serves as a VGL wire for supplying a voltage VGL to the LSI chip, and (ii) a wire LB1 connected not directly to but to one of a pair of electrodes of a capacitor provided between the wire LB1 and a voltage VGH wire, each of the wire L1 and the wire LB1 including a voltage input terminal. This arrangement provides (i) a semiconductor device, including a built-in capacitor, which makes it possible to shorten time required in an electrical screening test (final test) so as to reduce cost, and (ii) an electrical inspection method of the semiconductor device.Type: GrantFiled: March 29, 2005Date of Patent: October 17, 2006Assignee: Sharp Kabushiki KaishaInventors: Ichiro Egawa, Yukihisa Orisaka