With Multiple Gate Structure (epo) Patents (Class 257/E29.264)
E Subclasses
-
Patent number: 7727830Abstract: In general, in one aspect, a method includes using the Germanium nanowire as building block for high performance logic, memory and low dimensional quantum effect devices. The Germanium nanowire channel and the SiGe anchoring regions are formed simultaneously through preferential Si oxidation of epitaxial Silicon Germanium epi layer. The placement of the germanium nanowires is accomplished using a Si fin as a template and the germanium nanowire is held on Si substrate through SiGe anchors created by masking the two ends of the fins. High dielectric constant gate oxide and work function metals wrap around the Germanium nanowire for gate-all-around electrostatic channel on/off control, while the Germanium nanowire provides high carrier mobility in the transistor channel region. The germanium nanowire transistors enable high performance, low voltage (low power consumption) operation of logic and memory devices.Type: GrantFiled: December 31, 2007Date of Patent: June 1, 2010Assignee: Intel CorporationInventors: Been-Yih Jin, Jack T. Kavalieros, Matthew V. Metz, Marko Radosavlievic, Robert S. Chau
-
Patent number: 7719038Abstract: An embodiment of the present invention relates to a semiconductor device having a multi-channel and a method of fabricating the same. In an aspect, the semiconductor device includes a semiconductor substrate in which isolation layers are formed, a plurality of trenches formed within an active region of the semiconductor substrate, and a channel active region configured to connect opposite sidewalls within each trench region and having a surface used as a channel region.Type: GrantFiled: December 12, 2007Date of Patent: May 18, 2010Assignee: Hynix Semiconductor Inc.Inventor: Dae Sik Kim
-
Publication number: 20100109086Abstract: A method of fabricating a semiconductor using a fin field effect transistor (FINFET) is disclosed. In a particular embodiment, a method includes depositing, on a silicon substrate, a first dummy structure having a first sidewall and a second sidewall separated by a first width. The method also includes depositing, on the silicon substrate, a second dummy structure concurrently with depositing the first dummy structure. The second dummy structure has a third sidewall and a fourth sidewall that are separated by a second width. The second width is substantially greater than the first width. The first dummy structure is used to form a first pair of fins separated by approximately the first width. The second dummy structure is used to form a second pair of fins separated by approximately the second width.Type: ApplicationFiled: November 6, 2008Publication date: May 6, 2010Applicant: QUALCOMM INCORPORATEDInventors: Seung-Chul Song, Mohamed Hassan Abu-Rahma, Beom-Mo Han
-
Publication number: 20100109087Abstract: Unit cells of metal oxide semiconductor (MOS) transistors are provided including an integrated circuit substrate an a MOS transistor on the integrated circuit substrate. The MOS transistor includes a source region, a drain region and a gate. The gate is positioned between the source region and the drain region. A horizontal channel is provided between the source and drain regions. The horizontal channel includes at least two spaced apart horizontal channel regions. Related methods of fabricating MOS transistors are also provided.Type: ApplicationFiled: January 14, 2010Publication date: May 6, 2010Inventors: Kyoung-Hwan Yeo, Dong-Gun Park, Jeong-Dong Choe
-
Publication number: 20100102385Abstract: Semiconductor devices including an isolation layer on a semiconductor substrate are provided. The isolation layer defines an active region of the semiconductor substrate. The device further includes an upper gate electrode crossing over the active region and extending to the isolation layer and lower active gate electrode. The lower active gate electrode includes a first active gate electrode extending from the upper gate electrode to the active region and a second active gate electrode below the first active gate electrode and having a greater width than a width of the first active gate electrode. The device further includes a lower field gate electrode that extends from the upper gate electrode to the isolation layer and has a bottom surface that is at a lower level than a bottom surface of the active gate electrode such that the sidewalls of the active region are covered below the lower active gate electrode. Related methods of fabricating semiconductor devices are also provided herein.Type: ApplicationFiled: January 6, 2010Publication date: April 29, 2010Inventors: Jin-Woo Lee, Tae-Young Chung, Sung-Hee Han
-
Publication number: 20100102389Abstract: A FinFET (100) comprises a fin-shaped layer-section (116) of a single-crystalline active semiconductor layer (104) extending on an insulating substrate layer (106) along a longitudinal fin direction between, a source layer-section (122), and a drain layer-section (124) of the single-crystalline active semiconductor layer (104). Furthermore, two separate gate-electrode layers (138.1, 138.2) are provided, which do not form sections of the single-crystalline active semiconductor layer, each of the gate-electrode layers facing one of the opposite side faces of the fin-shaped layer-section (116). Each gate-electrode layer is connected with a respective separate gate contact (154, 156).Type: ApplicationFiled: March 6, 2008Publication date: April 29, 2010Inventors: Markus Gerhard Andreas Muller, Philippe Coronel
-
Publication number: 20100096700Abstract: A method for fabricating a microelectronic device with one or several asymmetric and symmetric double-gate transistors on the same substrate.Type: ApplicationFiled: December 28, 2007Publication date: April 22, 2010Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventors: Maud Vinet, Olivier Thomas, Olivier Rozeau, Thierry Poiroux
-
Patent number: 7696046Abstract: In a method of manufacturing a semiconductor device, an active channel pattern is formed on a substrate. The active channel pattern includes preliminary gate patterns and single crystalline silicon patterns that are alternately stacked with each other. A source/drain layer is formed on a sidewall of the active channel pattern. Mask pattern structures including a gate trench are formed on the active channel pattern and the source/drain layer. The patterns are selectively etched to form tunnels. The gate trench is then filled with a gate electrode. The gate electrode surrounds the active channel pattern. The gate electrode is protruded from the active channel pattern. The mask pattern structures are then removed. Impurities are implanted into the source/drain regions to form source/drain regions. A silicidation process is carried out on the source/drain regions to form a metal silicide layer, thereby completing a semiconductor device having a MOS transistor.Type: GrantFiled: October 22, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Sang Kim, Sung-Young Lee, Sung-Min Kim, Eun-Jung Yun, In-Hyuk Choi
-
Publication number: 20100072552Abstract: A field effect transistor includes an active region provided in a projecting part on a surface of a semiconductor substrate, the projecting part extending in a fixed direction parallel to the surface, and a gate electrode provided on a sidewall of the projecting part along the fixed direction with a gate insulating films interposed.Type: ApplicationFiled: September 17, 2009Publication date: March 25, 2010Applicant: Elpida Memory,IncInventors: Hideo SUNAMI, Atsushi Sugimura, Kiyoshi Okuyama, Kiyonori Oyu, Hideharu Miyake
-
Patent number: 7682913Abstract: A process for making a MCSFET includes providing a first implant through a first side of an elongated stack, and then providing a second implant through a second side of the stack. The first implant has a dose different than the dose of the second implant, so that final dopant concentrations in the first and second sides differ and the transistor has two threshold voltages Vt1, Vt2.Type: GrantFiled: January 26, 2009Date of Patent: March 23, 2010Assignee: International Business Machines CorporationInventors: Xu Ouyang, Louis Lu-Chen Hsu, Xinhui Wang, Haizhou Yin
-
Patent number: 7682891Abstract: Described herein are metal gate electrode stacks including a low resistance metal cap in contact with a metal carbonitride diffusion barrier layer, wherein the metal carbonitride diffusion barrier layer is tuned to a particular work function to also serve as a work function metal for a pMOS transistor. In an embodiment, the work function-tuned metal carbonitride diffusion barrier prohibits a low resistance metal cap layer of the gate electrode stack from migrating into the MOS junction. In a further embodiment of the present invention, the work function of the metal carbonitride barrier film is modulated to be p-type with a pre-selected work function by altering a nitrogen concentration in the film.Type: GrantFiled: December 28, 2006Date of Patent: March 23, 2010Assignee: Intel CorporationInventors: Adrien R. Lavoie, Valery M. Dubin, John J. Plombon, Juan E. Dominguez, Harsono S. Simka, Joseph H. Han, Mark Doczy
-
Publication number: 20100059821Abstract: A method of forming an isolated tri-gate semiconductor body comprises patterning a bulk substrate to form a fin structure, depositing an insulating material around the fin structure, recessing the insulating material to expose a portion of the fin structure that will be used for the tri-gate semiconductor body, depositing a nitride cap over the exposed portion of the fin structure to protect the exposed portion of the fin structure, and carrying out a thermal oxidation process to oxidize an unprotected portion of the fin structure below the nitride cap. The oxidized portion of the fin isolates the semiconductor body that is being protected by the nitride cap. The nitride cap may then be removed. The thermal oxidation process may comprise annealing the substrate at a temperature between around 900° C. and around 1100° C. for a time duration between around 0.5 hours and around 3 hours.Type: ApplicationFiled: November 10, 2009Publication date: March 11, 2010Inventors: Rafael Rios, Jack Kavalieros, Stephen M. Cea
-
Publication number: 20100044797Abstract: A semiconductor device with reduced contact resistance between a substrate and a plug includes a gate electrode disposed over the substrate, the plug formed over the substrate at both sides of the gate electrode and having a sidewall with a positive slope, a capping layer disposed between the gate electrode and the plug, and a gate hard mask layer whose sidewall disposed over the gate electrode is extended to a top surface of the capping layer. By employing the capping layer having a sidewall with a negative slope, the plug having the sidewall with a positive slope can be formed regardless of a shape or profile of the sidewall of the gate electrode. As a result, the contact area between the substrate and the plug is increased.Type: ApplicationFiled: December 24, 2008Publication date: February 25, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Byung-Duk LEE
-
Publication number: 20100044794Abstract: In one embodiment, there is an asymmetric multi-gated transistor that has a semiconductor fin with a non-uniform doping profile. A first portion of the fin has a higher doping concentration while a second portion of the fin has a lower doping concentration. In another embodiment, there is an asymmetric multi-gated transistor with gate dielectrics formed on the semiconductor fin that vary in thickness. This asymmetric multi-gated transistor has a thin gate dielectric formed on a first side portion of the semiconductor fin and a thick gate dielectric formed on a second side portion of the fin.Type: ApplicationFiled: November 4, 2009Publication date: February 25, 2010Applicant: International Business Machines CorporationInventor: Kangguo Cheng
-
Publication number: 20100032763Abstract: A microelectronic device includes a P-I-N (p+ region, intrinsic semiconductor, and n+ region) semiconductive body with a first gate and a second gate. The first gate is a gate stack disposed on an upper surface plane, and the second gate accesses the semiconductive body from a second plane that is out of the first plane.Type: ApplicationFiled: August 6, 2008Publication date: February 11, 2010Inventors: Ravi Pillarisetty, Jack Kavalieros, Marko Radosavljevic, Benjamin Chu-Kung
-
Publication number: 20100032671Abstract: A pair of split-gate fin field effect transistors (finFETs) in an IC, each containing a signal gate and a control gate, in which an adjustable voltage source, preferably in the form of a digital-to-analog-converter (DAC), is connected to the control gate of one of the finFETs, is disclosed. Threshold measurement circuits on the signal gates enable a threshold adjustment voltage from the adjustable voltage source to reduce the threshold mismatch between the finFETs. Adding a second DAC to the second finFET allows a simpler DAC design. Threshold correction may be performed during the operational life of the IC. Implementations in a differential input stage of an amplifier and in a current mirror circuit are described.Type: ApplicationFiled: August 10, 2009Publication date: February 11, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Andrew Marshall
-
Publication number: 20100025660Abstract: Disclosed herein is a device comprising a source region, a drain region and a gate layer; the source region, the drain region and the gate layer being disposed on a semiconductor host; the gate layer being disposed between source and drain regions; the gate layer comprising a first gate-insulator layer; a gate layer comprising carbon nanotubes and/or graphene. Disclosed herein too is a method comprising disposing a source region, a drain region and a gate layer on a semiconductor host; the gate layer being disposed between the source region and the drain region; the gate layer comprising carbon nanotubes and/or graphene.Type: ApplicationFiled: July 31, 2009Publication date: February 4, 2010Applicant: UNIVERSITY OF CONNECTICUTInventors: Faquir C. Jain, Fotios Papadimitrakopoulos
-
Publication number: 20100027355Abstract: A semiconductor device suitable for use as a storage cell includes a semiconductor body having a top surface and a bottom surface, a top gate dielectric overlying the semiconductor body top surface, an electrically conductive top gate electrode overlying the top gate dielectric, a bottom gate dielectric underlying the semiconductor body bottom surface, an electrically conductive bottom gate electrode underlying the bottom gate dielectric, and a charge trapping layer. The charge trapping layer includes a plurality of shallow charge traps, adjacent the top or bottom surface of the semiconductor body. The charge trapping layer may be of aluminum oxide, silicon nitride, or silicon nanoclusters. The charge trapping layer may located positioned between the bottom gate dielectric and the bottom surface of the semiconductor body.Type: ApplicationFiled: July 31, 2007Publication date: February 4, 2010Inventors: Thuy B. Dao, Voon-Yew Thean, Bruce E. White
-
Publication number: 20100025767Abstract: A semiconductor device includes N fins made of semiconductor regions aligned in parallel with each other in the top view plain, a gate electrode formed on both side surfaces of each of the N fins to cross the fins, source/drain layers formed in each of the N fins by sandwiching the gate electrode, a first wiring connected to one of the source/drain layers via a first contact formed in each of M fins, and a second wiring connected to the other one of the source/drain layers via a second contact formed in each of K fins.Type: ApplicationFiled: June 30, 2009Publication date: February 4, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Satoshi INABA
-
Publication number: 20100019321Abstract: Provided are a multiple-gate MOS (metal oxide semiconductor) transistor and a method of manufacturing the same. The transistor includes a single crystalline active region having a channel region having an upper portion of a streamlined shape (?) obtained by patterning an upper portion of a bulk silicon substrate with an embossed pattern, and having a thicker and wider area than the channel region; a nitride layer formed at both side surfaces of the single crystalline active region to expose an upper portion of the single crystalline active region at a predetermined height; and a gate electrode formed to be overlaid with the exposed upper portion of the single crystalline active region of the channel region.Type: ApplicationFiled: September 10, 2009Publication date: January 28, 2010Inventors: Young Kyun CHO, Tae Moon ROH, Jong Dae KIM
-
Patent number: 7652320Abstract: A semiconductor device includes a semiconductor substrate having a first conductivity type. The semiconductor substrate includes a first diffusion region having the first conductivity type, a second diffusion region having the first conductivity type, and a channel region between the first diffusion region and the second diffusion region. The device further includes a control gate over the channel region and at least one sub-gate over the first and second diffusion regions.Type: GrantFiled: March 3, 2005Date of Patent: January 26, 2010Assignee: Macronix International Co., Ltd.Inventors: Min-Ta Wu, Hang-Ting Lue
-
Patent number: 7646066Abstract: A method of fabricating a double gate FET on a silicon substrate includes the steps of sequentially epitaxially growing a lower gate layer of crystalline rare earth silicide material on the substrate, a lower gate insulating layer of crystalline rare earth insulating material, an active layer of crystalline semiconductor material, an upper gate insulating layer of crystalline rare earth insulating material, and an upper gate layer of crystalline rare earth conductive material. The upper gate layer and the upper gate electrically insulating layer are etched and a contact is deposited on the upper gate layer to define an upper gate structure. An impurity is implanted into the lower gate layer to define a lower gate area aligned with the upper gate structure. A source and drain are formed in the active layer and contacts are deposited on the source and drain, respectively.Type: GrantFiled: March 11, 2008Date of Patent: January 12, 2010Assignee: Translucent, Inc.Inventor: Petar B. Atanakovic
-
Patent number: 7642603Abstract: In one embodiment of the invention, a non-planar transistor includes a gate electrode and multiple fins. A trench contact is coupled to the fins. The contact bottom is formed above the substrate and does not directly contact the substrate. The contact bottom is higher than the gate top.Type: GrantFiled: June 29, 2007Date of Patent: January 5, 2010Assignee: Intel CorporationInventors: Suman Datta, Titash Rakshit, Jack T. Kavalieros, Brian S. Doyle
-
Publication number: 20090321835Abstract: A three-dimensional double channel transistor configuration is provided in which a second channel region may be embedded into the body region of the transistor, thereby providing a three-state behavior, which may therefore increase functionality of conventional three-dimensional transistor architectures. The double channel three-dimensional transistors may be used for forming a static RAM cell with a reduced number of transistors, while also providing scalability by taking advantage of the enhanced controllability of FinFETS and nano pipe transistor architectures.Type: ApplicationFiled: April 17, 2009Publication date: December 31, 2009Inventor: Frank Wirbeleit
-
Publication number: 20090321834Abstract: A device includes a number of fins. Some of the fins have greater heights than other fins. This allows the selection of different drive currents and/or transistor areas.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventors: Willy Rachmady, Justin S. Sandford, Michael K. Harper
-
DOUBLE GATE AND TRI-GATE TRANSISTOR FORMED ON A BULK SUBSTRATE AND METHOD FOR FORMING THE TRANSISTOR
Publication number: 20090321836Abstract: Three-dimensional transistor structures such as FinFETS and tri-gate transistors may be formed on the basis of an enhanced masking regime, thereby enabling the formation of drain and source areas, the fins and isolation structures in a self-aligned manner within a bulk semiconductor material. After defining the basic fin structures, highly efficient manufacturing techniques of planar transistor configurations may be used, thereby even further enhancing overall performance of the three-dimensional transistor configurations.Type: ApplicationFiled: May 28, 2009Publication date: December 31, 2009Inventors: Andy Wei, Robert Mulfinger, Thilo Scheiper, Thorsten Kammler -
Publication number: 20090321833Abstract: Methods of making vertical profile FinFET gate electrodes via plating upon a thin gate dielectric are disclosed. In one embodiment, a method for forming a transistor, comprises: providing a semiconductor topography comprising a semiconductor substrate and a semiconductor fin structure extending above the substrate; forming a gate dielectric across exposed surfaces of the semiconductor topography; patterning a mask upon the semiconductor topography such that only a select portion of the gate dielectric is exposed that defines where a gate electrode is to be formed; and plating a metallic material upon the select portion of the gate dielectric to form a gate electrode across a portion of the fin structure.Type: ApplicationFiled: June 25, 2008Publication date: December 31, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Veeraraghaven S. Basker, Hariklia Deligianni, Toshiharu Furukawa, Steven J. Holmes, David V. Horak, Charles W. Koburger, III
-
Patent number: 7635881Abstract: An N doped area neighboring to a P doped area on a semiconductor material, function respectively as a first gate and a second gate for transistors. A dielectric layer is made under the gates. A source and a drain are made under and near two sides of the dielectric layer, electrically coupled to the gate to form continuous multigate transistors.Type: GrantFiled: February 28, 2008Date of Patent: December 22, 2009Inventor: Jack Kuo
-
Publication number: 20090294864Abstract: A method of fabricating a MOSFET provides a plurality of nanowire-shaped channels in a self-aligned manner. According to the method, a first material layer and a semiconductor layer are sequentially formed on a semiconductor substrate. A first mask layer pattern is formed on the semiconductor layer, and recess regions are formed using the first mask layer pattern as an etch mask. A first reduced mask layer pattern is formed, and a filling material layer is formed on the surface of the substrate. A pair of second mask layer patterns are formed, and a first opening is formed. Then, the filling material layer is etched to form a second opening, the exposed first material layer is removed to expose the semiconductor layer, and a gate insulation layer and a gate electrode layer enclosing the exposed semiconductor layer are formed.Type: ApplicationFiled: August 10, 2009Publication date: December 3, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-dae Suk, Sung-young Lee, Dong-won Kim, Sung-min Kim
-
Publication number: 20090294857Abstract: A method for manufacturing a semiconductor memory apparatus may include forming a channel region and a gate region through a self-alignment etching process on a cell region; and forming a three-dimensional multi-channel region through an etching process using a first multi-channel mask on a core region and a peripheral region and forming a gate region through an etching process using a second multi-channel mask, thereby preventing mis-arrangement of gates.Type: ApplicationFiled: November 5, 2008Publication date: December 3, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Sang Don Lee
-
Publication number: 20090267161Abstract: Techniques and structures for increasing body dopant uniformity in multi-gate transistor devices are generally described. In one example, an electronic device includes a semiconductor substrate, a multi-gate fin coupled with the semiconductor substrate, the multi-gate fin comprising a source region, a drain region, and a gate region wherein the gate region is disposed between the source region and the drain region, the gate region being body-doped after a sacrificial gate structure is removed from the multi-gate fin and before a subsequent gate structure is formed, a dielectric material coupled with the source region and the drain region of the multi-gate fin, and the subsequent gate structure coupled to the gate region of the multi-gate fin.Type: ApplicationFiled: April 29, 2008Publication date: October 29, 2009Inventors: Ravi Pillarisetty, Jack T. Kavalieros, Titash Rakshit, Gilbert Dewey, Willy Rachmady
-
Publication number: 20090261425Abstract: A method patterns pairs of semiconducting fins on an insulator layer and then patterns a linear gate conductor structure over and perpendicular to the fins. Next, the method patterns a mask on the insulator layer adjacent the fins such that sidewalls of the mask are parallel to the fins and are spaced from the fins a predetermined distance. The method performs an angled impurity implant into regions of the fins not protected by the gate conductor structure and the mask. This process forms impurity concentrations within the fins that are asymmetric and that mirror one another in adjacent pairs of fins.Type: ApplicationFiled: April 21, 2008Publication date: October 22, 2009Inventors: Brent A. Anderson, Andres Bryant, Josephine B. Chang, Omer H. Dokumaci, Edward J. Nowak
-
Publication number: 20090256208Abstract: A method of fabricating a semiconductor device according to one embodiment includes: forming a fin and a film on a semiconductor substrate, the film being located at least either on the fin or under the fin and on the semiconductor substrate; forming a gate electrode so as to sandwich both side faces of the fin via a gate insulating film; and expanding or shrinking the film, thereby generating a strain in a height direction of the fin in a channel region.Type: ApplicationFiled: April 9, 2009Publication date: October 15, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kimitoshi Okano
-
Publication number: 20090250765Abstract: In one embodiment of the present invention an array of power transistors on a semiconductor chip has repeating patterns of two “wave” gates which have alternating longer and shorter horizontal sections which are offset mirror images of each other together with a third straight horizontal section. Alternating source and drain regions lie between adjacent gates. Contacts are located adjacent each side of sections of the “wave” gates which connect the ends of the horizontal sections of the “wave” gates.Type: ApplicationFiled: April 8, 2009Publication date: October 8, 2009Inventor: Steven Leibiger
-
Publication number: 20090242986Abstract: A multi-gate field effect transistor includes: a plurality of semiconductor layers arranged in parallel on a substrate; source and drain regions formed in each of the semiconductor layers; channel regions each provided between the source region and the drain region in each of the semiconductor layers; protection films each provided on an upper face of each of the channel regions; gate insulating films each provided on both side faces of each of the channel regions; a plurality of gate electrodes provided on both side faces of each of the channel regions so as to interpose the gate insulating film, provided above the upper face of each of the channel region so as to interpose the protection film, and containing a metal element; a connecting portion connecting upper faces of the gate electrodes; and a gate wire connected to the connecting portion.Type: ApplicationFiled: September 15, 2008Publication date: October 1, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yukio NAKABAYASHI, Ken UCHIDA
-
Publication number: 20090230466Abstract: A method for manufacturing a semiconductor device includes forming a bulb-type trench separated from a surrounding gate and forming a buried bit line in the bulb-type trench, thereby preventing electric short of a word line and the buried bit line. A semiconductor device includes a vertical pillar formed over a semiconductor substrate, a surrounding gate formed outside the vertical pillar, and a buried bit line separated from the surrounding gate.Type: ApplicationFiled: May 8, 2008Publication date: September 17, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Han Nae Kim
-
Publication number: 20090230478Abstract: Embodiments of an apparatus and methods for improving multi-gate device performance are generally described herein. Other embodiments may be described and claimed.Type: ApplicationFiled: March 14, 2008Publication date: September 17, 2009Inventors: Ravi Pillarisetty, Brian Doyle, Titash Rakshit, Jack Kavalieros
-
Patent number: 7589377Abstract: In accordance with an embodiment of the present invention, a gate structure for a U-shape Metal-Oxide-Semiconductor (UMOS) device includes a dielectric layer formed into a U-shape having side walls and a floor to form a trench surrounding a dielectric layer interior region, a doped poly-silicon layer deposited adjacent to the dielectric layer within the dielectric layer interior region where the doped poly-silicon layer has side walls and a floor surrounding a doped poly-silicon layer interior region, a first metal layer deposited on the doped poly-silicon layer on a side opposite from the dielectric layer where the first metal layer has side walls and a floor surrounding a first metal layer interior region, and an undoped poly-silicon layer deposited to fill the first metal layer interior region.Type: GrantFiled: October 6, 2006Date of Patent: September 15, 2009Assignee: The Boeing CompanyInventors: Mercedes P. Gomez, Emil M. Hanna, Wen-Ben Luo, Qingchun Zhang
-
Publication number: 20090224357Abstract: Disclosed are methods, systems and devices, including a method that includes the acts of forming a semiconductor fin, forming a sacrificial material adjacent the semiconductor fin, covering the sacrificial material with a dielectric material, forming a cavity by removing the sacrificial material from under the dielectric material, and forming a gate in the cavity.Type: ApplicationFiled: March 6, 2008Publication date: September 10, 2009Applicant: MICRON TECHNOLOGY, INC.Inventor: Werner Juengling
-
Patent number: 7579660Abstract: A semiconductor device includes a substrate including a semiconductor layer at a surface, a gate insulating film disposed on the semiconductor layer, and a gate electrode disposed on the gate insulating film. The gate electrode includes a conductive layer consisting of a nitride of a predetermined metal in contact with the gate insulating film. The conductive layer is formed by stacking a first film consisting of a nitride of the predetermined metal and a second film consisting of the predetermined metal, and diffusing nitrogen from the first film to the second film by solid-phase diffusion.Type: GrantFiled: November 16, 2006Date of Patent: August 25, 2009Assignees: Tokyo Electron Limited, Oki Electric Industry Co., Ltd.Inventors: Koji Akiyama, Zhang Lulu, Morifumi Ohno
-
Publication number: 20090206405Abstract: Fin field-effect-transistor (finFET) structures having two dielectric thicknesses are generally described.Type: ApplicationFiled: February 15, 2008Publication date: August 20, 2009Inventors: Brian S. Doyle, Ravi Pillarisetty, Robert S. Chau
-
Publication number: 20090206404Abstract: Reducing external resistance of a multi-gate device by silicidation is generally described. In one example, an apparatus includes a semiconductor substrate, a multi-gate fin coupled with the semiconductor substrate, the multi-gate fin having a first surface, a second surface, and a third surface, the multi-gate fin also having a gate region, a source region, and a drain region, the gate region being disposed between the source and drain regions wherein the source and drain regions of the multi-gate fin are fully or substantially silicized with a metal silicide, and a spacer dielectric material coupled to the first surface and the second surface wherein the spacer dielectric material substantially covers the first surface and the second surface in the source and drain regions.Type: ApplicationFiled: February 15, 2008Publication date: August 20, 2009Inventors: Ravi Pillarisetty, Jack T. Kavalieros, Titash Rakshit, Robert S. Chau, Uday Shah
-
Publication number: 20090206407Abstract: A semiconductor device and method of manufacturing is disclosed which has a tensile and/or compressive strain applied thereto. The method includes forming at least one trench in a material; and filling the at least one trench by an oxidation process thereby forming a strain concentration in a channel of a device. The structure includes a gate structure having a channel and a first oxidized trench on a first of the channel, respectively. The first oxidized trench creates a strain component in the channel to increase device performance.Type: ApplicationFiled: February 19, 2008Publication date: August 20, 2009Inventors: Brent A. Anderson, Andres Bryant, Edward J. Nowak, Edmund J. Sprogis
-
Publication number: 20090206406Abstract: A multi-gate device having a T-shaped gate structure is generally described. In one example, an apparatus includes a semiconductor substrate, at least one multi-gate fin coupled with the semiconductor substrate, the multi-gate fin having a gate region, a source region, and a drain region, the gate region being positioned between the source and drain regions, a gate dielectric coupled to the gate region of the multi-gate fin, a gate electrode coupled to the gate dielectric, the gate electrode having a first thickness and a second thickness, the second thickness being greater than the first thickness, a first spacer dielectric coupled to a portion of the gate electrode having the first thickness, and a second spacer dielectric coupled to the first spacer dielectric and coupled to the gate electrode where the second spacer dielectric is coupled to a portion of the gate electrode having the second thickness.Type: ApplicationFiled: February 15, 2008Publication date: August 20, 2009Inventors: Willy Rachmady, Uday Shah, Jack T. Kavalieros
-
Publication number: 20090206400Abstract: Disclosed are methods, systems and devices, including a system, having a memory device. In some embodiments, the memory device includes a plurality of fin field-effect transistors disposed in rows, a plurality of insulating fins each disposed between the rows, and a plurality of memory elements each coupled to a terminal of a fin field-effect transistor among the plurality of fin field-effect transistors.Type: ApplicationFiled: February 19, 2008Publication date: August 20, 2009Applicant: MICRON TECHNOLOGY, INC.Inventor: Werner Juengling
-
Publication number: 20090200557Abstract: A semiconductor device includes a semiconductor layer including a channel region, and a first region and a second region to which an impurity element is introduced to make the first region and the second region a source and a drain, a third region, and a gate electrode provided to partly overlap with the semiconductor layer with a gate insulating film interposed therebetween In the semiconductor layer, the first region is electrically connected to the gate electrode through a first electrode to which an AC signal is input, the second region is electrically connected to a capacitor element through a second electrode, the third region overlaps with the gate electrode and contains an impurity element at lower concentrations than each of the first region and the second region.Type: ApplicationFiled: January 12, 2009Publication date: August 13, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Koichiro KAMATA
-
Publication number: 20090194814Abstract: A semiconductor device includes: a channel region extending substantially perpendicular to a main surface of a semiconductor substrate; a first diffusion layer provided on a bottom of the channel region; a second diffusion layer provided on a top of the channel region; a first gate electrode that extends substantially perpendicular to the main surface of the semiconductor substrate and that is provided on a side of the channel region through a gate insulation film; and a second gate electrode that extends substantially parallel to the main surface of the semiconductor substrate and that is connected to the top of the first gate electrode, wherein a planar position of the second gate electrode is offset relative to a planar position of the first gate electrode.Type: ApplicationFiled: January 29, 2009Publication date: August 6, 2009Applicant: ELPIDA MEMORY, INC.Inventor: Shigeru Sugioka
-
Publication number: 20090194822Abstract: An N doped area neighboring to a P doped area on a semiconductor material, function respectively as a first gate and a second gate for transistors. A dielectric layer is made under the gates. A source and a drain are made under and near two sides of the dielectric layer, electrically coupled to the gate to form continuous multigate transistors.Type: ApplicationFiled: February 28, 2008Publication date: August 6, 2009Inventor: Jack KUO
-
Publication number: 20090184366Abstract: A semiconductor memory device has a substrate having a semiconductor layer, an n-type semiconductor region formed beneath a main surface of the semiconductor layer, a plurality of cell gates being aligned at a space from each other and including a gate insulating film formed on the main surface of the semiconductor layer, a charge storage layer formed on the gate insulating film, a charge block layer formed on the charge storage layer and a control gate electrode formed on the charge block layer, an insulating film between cells formed on the main surface of the semiconductor layer between the cell gates, and a carbon accumulation region formed in the insulating film between the cells and has a maximum concentration of a carbon element in a region within 2 nm from an interface between the semiconductor layer and the insulating film between the cells.Type: ApplicationFiled: January 16, 2009Publication date: July 23, 2009Inventor: Yoshio OZAWA
-
Publication number: 20090179273Abstract: A semiconductor device according to the present invention includes: a first region having a first conductive type; a plurality of second regions having a second conductive type that differs from the first conductive type, and formed to be arranged in the first region; a plurality of third regions having the first conductive type and formed in the second regions; an electrode forming a channel between the first region and the third region; and a plurality of extended second regions having the second conductive type, arranged in the first region such as to individually include one of the second regions and having an impurity density that is lower than an impunity density of the second regions.Type: ApplicationFiled: January 12, 2009Publication date: July 16, 2009Applicant: YOKOGAWA ELECTRIC CORPORATIONInventor: Tomonori KOMACHI