Bulk Negative Resistance Effect Devices, E.g., Gunn-effect Devices, Processes, Or Apparatus Peculiar To Manufacture Or Treatment Of Such Devices, Or Of Parts Thereof (epo) Patents (Class 257/E47.001)
-
Publication number: 20120273746Abstract: A phase change memory device that utilizes a nanowire structure. Usage of the nanowire structure permits the phase change memory device to release its stress upon amorphization via the minimization of reset resistance and threshold resistance.Type: ApplicationFiled: September 24, 2010Publication date: November 1, 2012Applicant: THE TRUSTEES OF THE UNIVERSITY OF PENNSYLVANIAInventors: Ritesh Agarwal, Mukut Mitra, Yeonwoong Jung
-
Publication number: 20120273741Abstract: A method of manufacturing a phase change memory device includes forming a lower electrode layer pattern and an insulating interlayer covering the lower electrode layer pattern, forming a first opening in the insulating interlayer to expose the lower electrode layer pattern, forming an oxide layer pattern on the sidewall of the first opening and a lower electrode under the oxide layer pattern by partially removing the oxide layer and the lower electrode layer pattern, forming an insulation layer filling a remaining portion of the first opening, removing the oxide layer pattern by a wet etching process to form a second opening, and forming a phase change material pattern on the lower electrode such that the phase change material pattern fills the second opening.Type: ApplicationFiled: April 10, 2012Publication date: November 1, 2012Inventors: Kyu-Man HWANG, Jun-Soo BAE, Sung-Un KWON, Kwang-Ho PARK
-
Publication number: 20120273744Abstract: A resistive sense memory cell includes a layer of crystalline praseodymium calcium manganese oxide and a layer of amorphous praseodymium calcium manganese oxide disposed on the layer of crystalline praseodymium calcium manganese oxide forming a resistive sense memory stack. A first and second electrode are separated by the resistive sense memory stack. The resistive sense memory cell can further include an oxygen diffusion barrier layer separating the layer of crystalline praseodymium calcium manganese oxide from the layer of amorphous praseodymium calcium manganese oxide a layer. Methods include depositing an amorphous praseodymium calcium manganese oxide disposed on the layer of crystalline praseodymium calcium manganese oxide forming a resistive sense memory stack.Type: ApplicationFiled: July 12, 2012Publication date: November 1, 2012Applicant: SEAGATE TECHNOLOGY LLCInventors: Andreas Roelofs, Markus Siegert, Venugopalan Vaithyanathan, Wei Tian, Yongchul Ahn, Muralikrishnan Balakrishnan, Olle Heinonen
-
Publication number: 20120267598Abstract: A semiconductor device includes at least first and second electrodes, and a layer including a transition metal oxide layer sandwiched between the first and second electrodes. The transition metal oxide layer includes first and second transition metal oxide layers formed of different first and second transition metals, respectively. The first transition metal oxide layer is provided on the first electrode side, the second transition metal oxide layer is provided on the second electrode side, the first transition metal oxide layer and the second transition metal oxide layer are in contact with each other, the first transition metal oxide layer has an oxygen concentration gradient from the interface between the first transition metal oxide layer and the second transition metal oxide layer toward the first electrode side, and the oxygen concentration at the interface is greater than the oxygen concentration on the first electrode side.Type: ApplicationFiled: October 4, 2010Publication date: October 25, 2012Applicant: NEC CORPORATIONInventors: Yukihiro Sakotsubo, Masayuki Terai, Munehiro Tada, Yuko Yabe, Yukishige Saito
-
Publication number: 20120267596Abstract: An exemplary embodiment of a non-volatile memory includes a bottom conductive layer, a resistive switching layer, an oxygen vacancy barrier layer and an upper conductive layer. The resistive switching layer is disposed on the bottom conductive layer. The oxygen vacancy barrier layer is disposed on the resistive switching layer. The upper conductive layer is disposed on the oxygen vacancy barrier layer.Type: ApplicationFiled: April 19, 2011Publication date: October 25, 2012Inventors: Tseung-Yuen TSENG, Dai-Ying LEE
-
Publication number: 20120267599Abstract: The present disclosure includes a high density resistive random access memory (RRAM) device, as well as methods of fabricating a high density RRAM device. One method of forming an RRAM device includes forming a resistive element having a metal-metal oxide interface. Forming the resistive element includes forming an insulative material over the first electrode, and forming a via in the insulative material. The via is conformally filled with a metal material, and the metal material is planarized to within the via. A portion of the metal material within the via is selectively treated to create a metal-metal oxide interface within the via. A second electrode is formed over the resistive element.Type: ApplicationFiled: June 14, 2012Publication date: October 25, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Joseph N. Greeley, John A. Smythe, III
-
Patent number: 8293600Abstract: Memory devices and methods for manufacturing are described herein. A memory device as described herein includes a first electrode layer, a second electrode layer, and a thermal isolation structure including a layer of thermal isolation material between the first and second electrode layers. The first and second electrode layers and the thermal isolation structure define a multi-layer stack having a sidewall. A sidewall conductor layer including a sidewall conductor material is on the sidewall of the multi-layer stack. The sidewall conductor material has an electrical conductivity greater than that of the thermal isolation material. A memory element including memory material is on and in contact with the second electrode layer.Type: GrantFiled: December 6, 2011Date of Patent: October 23, 2012Assignee: Macronix International Co., Ltd.Inventor: Shih-Hung Chen
-
Publication number: 20120256157Abstract: For example, one memory cell is configured using two memory cell transistors and one phase change element by disposing a plurality of diffusion layers in parallel to a bit-line, disposing gates between the diffusion layers so as to cross the bit-line, disposing bit-line contacts and source contacts alternately to the plurality of diffusion layers arranged in a bit-line direction for each diffusion layer, and providing a phase change element on the source contact. Also, the phase change element can be provided on the bit-line contact instead of the source contact. By this means, for example, increase in drivability of the memory cell transistors and reduction in area can be realized.Type: ApplicationFiled: June 20, 2012Publication date: October 11, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Riichiro TAKEMURA, Kenzo KUROTSUCHI, Takayuki KAWAHARA
-
Publication number: 20120256152Abstract: A method for manufacturing a semiconductor device includes: forming a first insulating film that covers a substrate; forming a conductive plug that penetrates the first insulating film; forming a hole portion on the conductive plug by partly removing upper part of the conductive plug, wherein the hole portion has a top surface of the conductive plug as a bottom surface, and has the first insulating film of a portion that covered the partly removed conductive plug as a sidewall; forming a sidewall insulating film that exposes a part of the bottom surface of the hole portion while covering the sidewall of the hole portion and a bottom portion of the hole portion; forming a variable resistance film that covers the sidewall insulating film and the bottom surface of the hole portion; and forming a conductive film that covers the variable resistance film.Type: ApplicationFiled: April 6, 2012Publication date: October 11, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Tomoyasu KAKEGAWA
-
Publication number: 20120256156Abstract: Disclosed is a memory device provided with a plurality of memory cells and a lead-out line (12) shared among the memory cells. Each memory cell is provided with a transistor (6) formed above a substrate (1) and a variable resistance element (10) having a lower electrode (7), an upper electrode (9) that comprises a noble metal, and a variable resistance layer (8) disposed between the lower electrode (7) and the upper electrode (9). The resistance value of the variable resistance layer (8) changes reversibly in response to electric pulses that go through the transistor (6) and are applied between the lower electrode (7) and the upper electrode (9). The lead-out line (12) is in direct contact with the upper electrodes (9) of the memory cells.Type: ApplicationFiled: November 17, 2010Publication date: October 11, 2012Inventors: Koji Arita, Takumi Mikawa
-
Publication number: 20120248400Abstract: An integrated circuit device may include a semiconductor substrate including an active region and a transistor in the active region. The transistor may include first and second spaced apart source/drain regions in the active region of the semiconductor substrate, and a semiconductor channel region between the first and second source/drain regions. The semiconductor channel region may include a plurality of channel trenches therein between the first and second source/drain regions. A gate insulating layer may be provided on the channel region including sidewalls of the plurality of channel trenches, and a gate electrode may be provided on the gate insulating layer so that the gate insulating layer is between the gate electrode and the semiconductor channel region including the plurality of channel trenches. Related methods are also discussed.Type: ApplicationFiled: January 13, 2012Publication date: October 4, 2012Inventors: Jihyung Yu, Daewon Ha, Song yi Kim
-
Publication number: 20120248397Abstract: In a variable resistance nonvolatile storage element, an electrode suitable for a variable resistance operation and formed of a metallic nitride layer containing Ti and N is provided. In a nonvolatile storage device including: a first electrode; a second electrode; and a variable resistance layer which is sandwiched between the first electrode and the second electrode and in which a resistance value changes to two different resistance states, at least one of the first electrode and the second electrode is an electrode including a metallic nitride layer containing at least Ti and N, and a mole ratio (N/Ti ratio) between Ti and N in at least a part of the metallic nitride layer, the part being in contact with the variable resistance layer is 1.15 or more and a film density is 4.7 g/cc or more.Type: ApplicationFiled: April 19, 2012Publication date: October 4, 2012Applicant: CANON ANELVA CORPORATIONInventors: Takashi Nakagawa, Eun-mi Kim, Yuichi Otani, Naomu Kitano
-
Patent number: 8278638Abstract: A data storage device including a stack of layers is provided. The stack of layers includes at least one memory layer able to effect a storage of data in a plurality of portions of the memory layer by a modification of at least one physico-chemical property of the material of the portions of the memory layer under the effect of an electric current passing through the portions of the memory layer. A plurality of photoconductive columns disposed in the stack of layers passes through each layer in this stack. Each of the portions of the memory layer surrounds one of the photoconductive columns.Type: GrantFiled: August 13, 2009Date of Patent: October 2, 2012Assignee: Commissariat a l'Energie AtomiqueInventors: Serge Gidon, Bérangère Hyot
-
Publication number: 20120241709Abstract: A structure for a variable-resistance element using an electrochemical reaction. The structure limits a position at which metal cross-linking breaks to a position most preferred for cross-linking break: namely, a part of an ion conduction layer closest to a first electrode. Also provided is a method for manufacturing the variable-resistance element, which has a first electrode serving as a source for a metal ion(s), a second electrode which is less ionizable (i.e. has a higher redox potential) than the first electrode, and an ion conduction layer which is interposed between the first and second electrodes and can conduct the metal ion(s). There is a first region in the ion conduction layer, adjacent to the first electrode, having a diffusion coefficient that increases continuously towards the first electrode right upto contacting the first electrode.Type: ApplicationFiled: December 6, 2010Publication date: September 27, 2012Applicant: NEC CORPORATIONInventor: Yukihide Tsuji
-
Publication number: 20120241708Abstract: In at least one embodiment, a memory cell includes a substrate having a top surface and a first conductivity type; a first region having a second conductivity type being different from the first conductivity type, the first region being formed in the substrate and exposed at the top surface; a second region having the second conductivity type formed in the substrate, spaced apart from the first region and exposed at the top surface; a buried layer in the substrate below the first and second regions, spaced apart from the first and second regions and having the second conductivity type; a body region formed between the first and second regions and the buried layer; a gate positioned between the first and second regions and above the top surface; and a nonvolatile memory configured to store data upon transfer from the body region.Type: ApplicationFiled: May 2, 2012Publication date: September 27, 2012Inventor: Yuniarto Widjaja
-
Publication number: 20120241714Abstract: A method of forming a non-volatile resistive oxide memory cell includes forming a first conductive electrode of the memory cell as part of a substrate. The first conductive electrode has an elevationally outermost surface and opposing laterally outermost edges at the elevationally outermost surface in one planar cross section. Multi-resistive state metal oxide-comprising material is formed over the first conductive electrode. Conductive material is deposited over the multi-resistive state metal oxide-comprising material. A second conductive electrode of the memory cell which comprises the conductive material is received over the multi-resistive state metal oxide-comprising material.Type: ApplicationFiled: June 4, 2012Publication date: September 27, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Bhaskar Srinivasan, Gurtej Sandhu, John Smythe
-
Publication number: 20120241715Abstract: Manufacturing processes for phase change memory have suffered from the problem of chalcogenide material being susceptible to delamination, since this material exhibits low adhesion to high melting point metals and silicon oxide films. Furthermore, chalcogenide material has low thermal stability and hence tends to sublime during the manufacturing process of phase change memory. According to the present invention, conductive or insulative adhesive layers are formed over and under the chalcogenide material layer to enhance its delamination strength. Further, a protective film made up of a nitride film is formed on the sidewalls of the chalcogenide material layer to prevent sublimation of the chalcogenide material layer.Type: ApplicationFiled: June 11, 2012Publication date: September 27, 2012Inventors: YUICHI MATSUI, Nozomu Matsuzaki, Norikatsu Takaura, Naoki Yamamoto, Hideyuki Matsuoka, Tomio Iwasaki
-
Publication number: 20120241716Abstract: According to one embodiment, in a nonvolatile semiconductor memory device, a first line is disposed on a semiconductor substrate. A first memory cell is disposed on a side opposite to the semiconductor substrate with respect to the first line. A second line intersects with the first line via the first memory cell. A second memory cell is disposed on a side opposite to the semiconductor substrate with respect to the second line. A third line intersects with the second line via the second memory cell. The first memory cell has a first resistance change layer and a first rectification layer. The second memory cell has a second resistance change layer and a second rectification layer. A composition of the first resistance change layer is different from a composition of the second resistance change layer.Type: ApplicationFiled: March 16, 2012Publication date: September 27, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Satoshi KONAGAI
-
Patent number: 8269208Abstract: A phase-change memory device includes a first insulator having a hole therethrough, a first electrode that conforms at least partially to the hole, a phase-change material in electrical communication with the first electrode, and a second electrode in electrical communication with the phase-change material. When current is passed from the first electrode to the second electrode through the phase-change material, at least one of the first and second electrodes remains unreactive with the phase change material.Type: GrantFiled: March 7, 2008Date of Patent: September 18, 2012Assignee: Ovonyx, Inc.Inventors: Wolodymyr Czubatyj, Regino Sandoval
-
Publication number: 20120228576Abstract: A storage device includes: a plurality of first electrode wirings; a plurality of second electrode wirings which cross the first electrode wirings; a via plug which is formed between the second electrode wiring and the two adjacent first electrode wirings, and in which a maximum diameter of a bottom surface opposing the first electrode wirings in a direction vertical to a direction in which the first electrode wirings stretch is smaller than a length corresponding to a pitch of the first electrode wiring plus a width of the first electrode wirings; a first storage element which is formed between the via plug and one of the two first electrode wirings; and a second storage element which is formed between the via plug and the other one of the two first electrode wirings.Type: ApplicationFiled: September 20, 2011Publication date: September 13, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koji Asakawa, Shigeki Hattori, Hideyuki Nishizawa, Satoshi Mikoshiba, Reika Ichihara, Masaya Terai
-
Patent number: 8263960Abstract: Memory cells are described along with methods for manufacturing. A memory cell described herein includes a bottom electrode, a top electrode overlying the bottom electrode, a via having a sidewall extending from a bottom electrode to a top electrode, and a memory element electrically coupling the bottom electrode to the top electrode. The memory element has an outer surface contacting a dielectric sidewall spacer that is on the sidewall of the via, and comprises a stem portion on the bottom electrode and a cup portion on the stem portion. A fill material is within an interior defined by an inner surface of the cup portion of the memory element.Type: GrantFiled: December 27, 2010Date of Patent: September 11, 2012Assignee: Macronix International Co., Ltd.Inventors: Hsiang-Lan Lung, Chieh-Fang Chen
-
Publication number: 20120223287Abstract: A method of forming a phase-change random access memory (PRAM) cell, and a structure of a phase-change random access memory (PRAM) cell are disclosed. The PRAM cell includes a bottom electrode, a heater resistor coupled to the bottom electrode, a phase change material (PCM) thrilled over and coupled to the heater resistor, and a top electrode coupled to the phase change material. The phase change material contacts a portion of a vertical surface of the heater resistor and a portion of a horizontal surface of the heater resistor to form an active region between the heater resistor and the phase change material.Type: ApplicationFiled: May 15, 2012Publication date: September 6, 2012Applicant: QUALCOMM INCORPORATEDInventor: Xia Li
-
Publication number: 20120223285Abstract: A phase change memory cell and methods of fabricating the same are presented. The memory cell includes a variable resistance region and a top and bottom electrode. The shapes of the variable resistance region and the top electrode are configured to evenly distribute a current with a generally hemispherical current density distribution around the first electrode.Type: ApplicationFiled: May 9, 2012Publication date: September 6, 2012Applicant: Micron Technology, Inc.Inventors: Jun Liu, Mike Violette
-
Publication number: 20120218808Abstract: There are provided a memory element and a memory device with improved repetition characteristics during operations at a low voltage and current. The memory element includes a first electrode, a memory layer, and a second electrode in this order. The memory layer includes a resistance change layer disposed on the first electrode side, and an ion source layer disposed on the second electrode side, and having a resistivity of 2.8 m?cm or higher but lower than 1 ?cm.Type: ApplicationFiled: February 10, 2012Publication date: August 30, 2012Applicant: SONY CORPORATIONInventors: Shuichiro Yasuda, Tetsuya Mizuguchi, Masayuki Shimuta, Katsuhisa Aratani, Kazuhiro Ohba
-
Publication number: 20120217465Abstract: Provided is a non-volatile programmable device including a first terminal, a first threshold switching layer connected to part of the first terminal, a phase change layer connected to the first threshold switching layer, a second threshold switching layer connected to the phase change layer, a second terminal connected to the second threshold switching layer, and third and fourth terminals respectively connected to a side portion of the phase change layer and the other side portion opposite to the side portion of the phase change layer.Type: ApplicationFiled: May 8, 2012Publication date: August 30, 2012Applicant: Electronics and Telecommunications Research InstituteInventors: Seung Yun LEE, Young Sam Park, Sung Min Yoon, Soonwon Jung, Sang Hoon Cheon, Byoung Gon Yu
-
Patent number: 8252651Abstract: A semiconductor device having a FIN type transistor including a FIN-shape semiconductor portion improved for reliability by suppressing scattering of the characteristics of the FIN-shape transistor by decreasing a difference between impurity concentration at an upper surface and impurity concentration on a lateral side of the FIN-shape semiconductor portion, in which a pad insulating film at a thickness of about 2 to 5 nm is formed to the upper surface of the FIN-shape semiconductor portion, cluster ions are implanted to one lateral side of the FIN-shape semiconductor portion from an oblique direction at a first implantation angle ?1 and then cluster ions are implanted to another lateral side of the FIN-shape semiconductor portion from an oblique direction at a second implantation angle ?2 in symmetrical with the first implantation angle ?1 and, subsequently, the cluster ions implanted to the FIN-shape semiconductor portion 10 are activated to form a diffusion region that forms a portion of a source region anType: GrantFiled: March 13, 2011Date of Patent: August 28, 2012Assignee: Renesas Electronics CorporationInventor: Yoji Kawasaki
-
Publication number: 20120211720Abstract: According to example embodiments, a variable resistance memory device include an ohmic pattern on a substrate; a first electrode pattern including a first portion that has a plate shape and contacts a top surface of the ohmic pattern and a second portion that extends from one end of the first portion to a top; a variable resistance pattern electrically connected to the first electrode pattern; and a second electrode pattern electrically connected to the variable resistance pattern, wherein one end of the ohmic pattern and the other end of the first portion are disposed on the same plane.Type: ApplicationFiled: February 9, 2012Publication date: August 23, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myung Jin Kang, Youngnam Hwang
-
Publication number: 20120205611Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer.Type: ApplicationFiled: April 26, 2012Publication date: August 16, 2012Applicant: 4D-S PTY, LTDInventor: Dongmin Chen
-
Patent number: 8242034Abstract: Phase change memory devices and methods for manufacturing the same are provided. An exemplary embodiment of a phase change memory device includes a bottom electrode formed over a substrate. A first dielectric layer is formed over the bottom electrode. A heating electrode is formed in the first dielectric layer and partially protrudes over the first dielectric layer, wherein the heating electrode includes an intrinsic portion embedded within the first dielectric layer, a reduced portion stacked over the intrinsic portion, and an oxide spacer surrounding a sidewall of the reduced portion. A phase change material layer is formed over the first dielectric layer and covers the heating electrode, the phase change material layer contacts a top surface of the reduced portion of the heating electrode. A top electrode is formed over the phase change material layer and contacts the phase change material layer.Type: GrantFiled: November 5, 2010Date of Patent: August 14, 2012Assignee: Powerchip Technology CorporationInventors: Yung-Fa Lin, Te-Chun Wang
-
Publication number: 20120199806Abstract: A resistive non-volatile memory cell with a bipolar junction transistor (BJT) access device formed in conjunction with the entire memory cell. The memory cell includes a substrate acting as a collector, a semiconductor base layer acting as a base, and a semiconductor emitter layer acting as an emitter. Additionally, metal plugs and the phase change memory element are formed above the BJT access device while the emitter, metal plugs, and phase change memory element are contained within an insulating region. In one embodiment of the invention, a spacer layer is formed and the emitter layer is contained within the protective spacer layer. The spacer layer is contained within the insulating region.Type: ApplicationFiled: April 18, 2012Publication date: August 9, 2012Applicant: International Business Machines CorporationInventors: Bipin Rajendran, Tak H. Ning, Chung H. Lam
-
Publication number: 20120199805Abstract: Provided are a nonvolatile memory device which can suppress non-uniformity in initial breakdown voltages among nonvolatile memory elements and prevent reduction of yield, and a manufacturing method thereof. The nonvolatile memory device includes a nonvolatile memory element (108) having a stacked-layer structure in which a resistance variable layer (106) is parallel to a main surface of a substrate (117) and is planarized, and a plug (103) electrically connected to either a first electrode (105) or a second electrode (107), and an area of an end surface of a plug (103) at which the plug (103) and the nonvolatile memory element (108) are connected together, the end surface being parallel to the main surface of the substrate (117), is greater than a cross-sectional area of a cross-section of a first transition metal oxide layer (115) which is an electrically-conductive region, the cross-section being parallel to the main surface of the substrate (117).Type: ApplicationFiled: August 11, 2011Publication date: August 9, 2012Inventors: Haruyuki Sorada, Takeki Ninomiya, Takumi Mikawa, Yukio Hayakawa
-
Publication number: 20120193600Abstract: A variable resistance nonvolatile memory element (10) is formed from a first electrode (101) comprising a material including a metal as a main component, a variable resistance layer (102) having a reversibly changing resistance value in response to applied predetermined electric pulses having different polarities, a semiconductor layer (103) comprising a material including a nitrogen-deficient silicon nitride as a main component, and a second electrode (104). The variable resistance layer (102) includes a first variable resistance layer (102a) adjacent to the first electrode (101) and a second variable resistance layer (102b), both comprising a material including an oxygen-deficient transition metal oxide as a main component. The first variable resistance layer (102a) has a higher oxygen content atomic percentage than the second variable resistance layer (102b).Type: ApplicationFiled: July 1, 2011Publication date: August 2, 2012Inventors: Atsushi Himeno, Kiyotaka Tsuji
-
Publication number: 20120193596Abstract: In accordance with an embodiment, a semiconductor device includes a functional film, first and second trenches, and first and second insulating films. The functional film comprises first and second areas. The first trench is provided in the first area of the functional film and has a first width. The second trench is provided in the second area of the functional film and has a second width larger than the first width. The first insulating film is formed from a polymeric material as a precursor to fill the first trench. The second insulating film has a diameter larger than the first width and is formed from particulates and the polymeric material as precursors. The particulates fill the second trench. The polymeric material fills spaces between the particulates in the second trench and also fills gaps between the particulates and the second trench.Type: ApplicationFiled: September 15, 2011Publication date: August 2, 2012Inventor: Keisuke NAKAZAWA
-
Publication number: 20120187377Abstract: A graphene-based device can be characterized as including a first electrode comprising graphene, a second electrode comprising graphene, and a potential barrier. The first electrode is physically separated from the second electrode by the potential barrier. The first electrode, second electrode and potential barrier are configured such that the graphene-based device can exhibit non-linear I-V characteristics under application of a voltage bias between the first electrode and the second electrode.Type: ApplicationFiled: January 20, 2012Publication date: July 26, 2012Inventors: Kurt Eaton, Kimberly Eaton
-
Publication number: 20120187361Abstract: An integrated circuit including vertically oriented diode structures between conductors and methods of fabricating the same are provided. Two-terminal devices such as passive element memory cells can include a diode steering element in series with an antifuse and/or other state change element. The devices are formed using pillar structures at the intersections of upper and lower sets of conductors. The height of the pillar structures are reduced by forming part of the diode for each pillar in a rail stack with one of the conductors. A diode in one embodiment can include a first diode component of a first conductivity type and a second diode component of a second conductivity type. A portion of one of the diode components is divided into first and second portions with one on the portions being formed in the rail stack where it is shared with other diodes formed using pillars at the rail stack.Type: ApplicationFiled: April 6, 2012Publication date: July 26, 2012Inventors: Kang-Jay Hsia, Christopher J. Petti, Calvin K. Li
-
Publication number: 20120187360Abstract: A semiconductor memory device includes a lower wiring disposed on a first region of a substrate and a gate electrode disposed on a second region of the substrate. The lower wiring includes substantially the same conductive material as the gate electrode. A wiring-insulating layer is interposed between the lower wiring and the substrate, and a gate insulating layer is interposed between the gate electrode and the substrate. A diode is disposed on the lower wiring, and a variable resistance element is electrically coupled to the diode.Type: ApplicationFiled: January 16, 2012Publication date: July 26, 2012Inventor: TAE EUNGYOON
-
Publication number: 20120181500Abstract: A non-volatile semiconductor memory device comprises a plurality of memory cell holes (101) formed through an interlayer insulating layer (80) at respective cross-points of a plurality of first wires (10) of a stripe shape and a plurality of second wires (20) of a stripe shape when viewed from above such that the memory cell holes (101) expose upper surfaces of the plurality of first wires, respectively, a plurality of dummy holes (111) formed on the plurality of first wires in the interlayer insulating layer such that the dummy holes reach the upper surfaces of the plurality of first wires, respectively, and stacked-layer structures formed inside the memory cell holes and inside the dummy holes, respectively, each of the stacked-layer structures including a first electrode (30) and a variable resistance layer (40); an area of a portion of the first wire which is exposed in a lower opening of one of the dummy holes being greater than an area of a portion of the first wire which is exposed in a lower opening oType: ApplicationFiled: July 7, 2011Publication date: July 19, 2012Inventors: Kiyotaka Tsuji, Takumi Mikawa, Kenji Tominaga
-
Publication number: 20120175581Abstract: A semiconductor memory device using a diode as a switching device is disclosed. The switching device may enhance on and off characteristics at the same time. The switching device includes a diode including a first conductive layer and a second conductive layer stacked therein, where the first conductive layer and the second conductive layer have complementary conductive types to each other, a control electrode surrounding the first conductive layer, and an insulation layer disposed between the first conductive layer and the control electrode.Type: ApplicationFiled: December 21, 2011Publication date: July 12, 2012Inventor: Sang-Min HWANG
-
Publication number: 20120175582Abstract: The PCRAM device includes a semiconductor substrate including a switching device; an interlayer insulating layer having a heating electrode contact hole exposing the switching device, a heating electrode formed to be extended along a side of the interlayer insulating layer in the heating electrode contact hole, wherein the heating electrode has a width gradually increased toward a bottom of the heating electrode and is in contact with the switching device, first and second phase-change layers formed within the heating electrode contact hole that includes the heating electrode, and a phase-change separation layer formed in the heating electrode contact hole between the first and second phase-change layers.Type: ApplicationFiled: December 27, 2011Publication date: July 12, 2012Inventors: Jin Seok YANG, Ha Chang Jung
-
Publication number: 20120168707Abstract: Methods of forming a microelectronic structure are provided, the microelectronic structure including a first conductor, a discontinuous film of metal nanoparticles disposed on a surface above the first conductor, a carbon nano-film formed atop the surface and the discontinuous film of metal nanoparticles, and a second conductor disposed above the carbon nano-film. Numerous additional aspects are provided.Type: ApplicationFiled: March 9, 2012Publication date: July 5, 2012Inventors: Yubao Li, April D. Schricker
-
Publication number: 20120161093Abstract: A via-configurable circuit block may contain chains of p-type and n-type transistors that may or may not be interconnected by means of configurable vias. Configurable vias may also be used to connect various transistor terminals to a ground line, a power line and/or to various terminals that may provide connections outside of the circuit block.Type: ApplicationFiled: October 12, 2011Publication date: June 28, 2012Applicant: eASIC CorporationInventors: Alexander Andreev, Sergey Gribok, Ranko Scepanovic
-
Publication number: 20120161095Abstract: Provided are a variable resistance semiconductor memory device which changes its resistance without being affected by an underlying layer and is suitable as a memory device of increased capacity, and a method of manufacturing the same. The semiconductor memory device in the present invention includes: a first contact plug (104) formed inside a first contact hole (103) penetrating through a first interlayer insulating layer (102); a lower electrode (105) having a flat top surface and is thicker above the first interlayer insulating layer (102) than above the first contact plug (104); a variable resistance layer (106); and an upper electrode (107). The lower electrode (105), the variable resistance layer (106), and the upper electrode (107) compose a variable resistance element.Type: ApplicationFiled: August 26, 2010Publication date: June 28, 2012Inventors: Takumi Mikawa, Takashi Okada
-
Patent number: 8207503Abstract: A detector of periodic packets of X photons, each packet having a duration shorter than 0.1 nanosecond, comprising a sensor comprising a semiconductor element of type III-V biased in a negative differential resistance region, said sensor being arranged in a resonant cavity tuned to a multiple of the packet repetition frequency.Type: GrantFiled: August 13, 2009Date of Patent: June 26, 2012Assignee: European Synchrotron Radiation FacilityInventors: José Goulon, Gérard Goujon, Andrei Rogalev, Fabrice Wilhelm
-
Publication number: 20120153249Abstract: A memory cell including a first electrode, a second electrode and a first resistance-switching layer located between the first and second electrodes. The first resistance-switching layer comprises hafnium silicon oxynitride.Type: ApplicationFiled: February 29, 2012Publication date: June 21, 2012Applicant: SanDisk 3D LLCInventors: Tong Zhang, Timothy James Minvielle, Yung-Tin Chen
-
Publication number: 20120145985Abstract: Variable resistance memory devices may include a semiconductor layer including first, second, third doped regions, a variable resistance pattern on the semiconductor layer, a lower electrode between the semiconductor layer and the variable resistance pattern, and a first metal silicide pattern in contact with the semiconductor layer. The third doped region may be spaced apart from the first metal silicide pattern, the first doped region may be spaced apart from the third doped region, and a second doped region may be interposed between the first and third doped regions and be in contact with the first metal silicide pattern. The first doped region may have the same conductivity type as the third doped region and a different conductivity type from the second doped region.Type: ApplicationFiled: September 23, 2011Publication date: June 14, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jaekyu Lee
-
Publication number: 20120147656Abstract: A memory element and a memory device having the stable switching characteristics with the characteristics of data retention remaining favorable are provided. The memory element includes a first electrode, a memory layer, and a second electrode in this order. The memory layer includes an ion source layer provided on the second electrode side, a resistance change layer provided between the ion source layer and the first electrode, and a barrier layer provided between the resistance change layer and the first electrode, and having conductivity higher than that of the resistance change layer.Type: ApplicationFiled: December 1, 2011Publication date: June 14, 2012Applicant: SONY CORPORATIONInventor: Takeyuki Sone
-
Patent number: 8198619Abstract: A memory cell described herein includes a memory element comprising programmable resistance memory material overlying a conductive contact. An insulator element includes a pipe shaped portion extending from the conductive contact into the memory element, the pipe shaped portion having proximal and distal ends and an inside surface defining an interior, the proximal end adjacent the conductive contact. A bottom electrode contacts the conductive contact and extends upwardly within the interior from the proximal end to the distal end, the bottom electrode having a top surface contacting the memory element adjacent the distal end at a first contact surface. A top electrode is separated from the distal end of the pipe shaped portion by the memory element and contacts the memory element at a second contact surface, the second contact surface having a surface area greater than that of the first contact surface.Type: GrantFiled: August 3, 2009Date of Patent: June 12, 2012Assignee: Macronix International Co., Ltd.Inventors: Ming-Hsiu Lee, Chieh-Fang Chen
-
Publication number: 20120142143Abstract: Resistive switching nonvolatile memory elements are provided. A metal-containing layer and an oxide layer for a memory element can be heated using rapid thermal annealing techniques. During heating, the oxide layer may decompose and react with the metal-containing layer. Oxygen from the decomposing oxide layer may form a metal oxide with metal from the metal-containing layer. The resulting metal oxide may exhibit resistive switching for the resistive switching memory elements.Type: ApplicationFiled: February 10, 2012Publication date: June 7, 2012Applicant: Intermolecular, Inc.Inventors: Pragati Kumar, Sean Barstow, Sunil Shanker, Tony Chiang
-
Patent number: 8193594Abstract: Two-terminal switching devices characterized by high on/off current ratios and by high breakdown voltage are provided. These devices can be employed as switches in the driving circuits of active matrix displays, e.g., in electrophoretic, rotating element and liquid crystal displays. The switching devices include two electrodes, and a layer of a broad band semiconducting material residing between the electrodes. According to one example, the cathode comprises a metal having a low work function, the anode comprises an organic material having a p+ or p++ type of conductivity, and the broad band semiconductor comprises a metal oxide. The work function difference between the cathode and the anode material is preferably at least about 0.6 eV. The on/off current ratios of at least 10,000 over a voltage range of about 15 V can be achieved. The devices can be formed, if desired, on flexible polymeric substrates having low melting points.Type: GrantFiled: January 27, 2011Date of Patent: June 5, 2012Assignee: CBRITE Inc.Inventors: Gang Yu, Chan-Long Shieh, Hsing-Chung Lee
-
Patent number: 8193522Abstract: A method of forming a phase-change random access memory (PRAM) cell, and a structure of a phase-change random access memory (PRAM) cell are disclosed. The PRAM cell includes a bottom electrode, a heater resistor coupled to the bottom electrode, a phase change material (PCM) formed over and coupled to the heater resistor, and a top electrode coupled to the phase change material. The phase change material contacts a portion of a vertical surface of the heater resistor and a portion of a horizontal surface of the heater resistor to form an active region between the heater resistor and the phase change material.Type: GrantFiled: April 9, 2009Date of Patent: June 5, 2012Assignee: QUALCOMM IncorporatedInventor: Xia Li