With Digital Element Patents (Class 327/159)
-
Publication number: 20150070060Abstract: Representative implementations of devices and techniques provide a multi-bit binary representation of a phase difference between two signals. The multi-bit binary representation may include information regarding a sign of the phase difference and a magnitude of the phase difference.Type: ApplicationFiled: November 17, 2014Publication date: March 12, 2015Inventors: Roberto Nonis, Nicola DaDalt, Edwin Thaller
-
Patent number: 8971455Abstract: A method includes relocating, to a frequency outside a cut-off frequency of a phase-locked loop, a spur frequency component at an input of the phase-locked loop coupled thereto due to an interference of a divided frequency component of an output frequency of the phase-locked loop with a reference clock frequency input thereto through a feedback path thereof when there is a near-integer relationship between the reference clock frequency input and the output frequency. The method also includes filtering the spur frequency component through the phase-locked loop.Type: GrantFiled: December 12, 2011Date of Patent: March 3, 2015Assignee: Texas Instruments IncorporatedInventors: Raghu Ganesan, Saket Jalan
-
Patent number: 8963750Abstract: There is described a time-to-digital conversion scheme using an arrangement of delay elements based Time-to-Digital Converter, TDC (20), wherein dithering is built in the digital domain and introduced in the analog domain as a modulation of a supply voltage (TDC-supply) supplying delay elements of the TDC, each having a propagation delay which exhibits a dependency to their supply voltage.Type: GrantFiled: April 22, 2014Date of Patent: February 24, 2015Assignee: Asahi Kasei Microdevices CorporationInventors: David Canard, Julien Delorme
-
Patent number: 8957705Abstract: Described is an apparatus comprising: a first phase frequency detector (PFD) to determine a coarse phase difference between a first clock signal and a second clock signal, the first PFD to generate a first output indicating the coarse phase difference; and a second PFD, coupled to the first PFD, to determine a fine phase difference between the first clock signal and the second clock signal, the second PFD to generate a second output indicating the fine phase difference.Type: GrantFiled: September 14, 2012Date of Patent: February 17, 2015Assignee: Intel CorporationInventors: Wenyan Jia, Shenggao Li, Fulvio Spagna
-
Patent number: 8957713Abstract: Methods and devices provide for determining whether to operate a radio frequency synthesizer in a first mode of operation or a second mode of operation based on a reference frequency signal. The radio frequency synthesizer includes a digitally-controlled oscillator configured to generate an oscillator signal having an output frequency. A digital frequency locked-loop is configured to control the output frequency of the oscillator signal in a first mode of operation based on a first control signal. A digital phase locked-loop is configured to control the output frequency of the oscillator signal in a second mode of operation based on a second control signal. A controller determines whether to operate in the first mode or second mode based on a reference frequency signal. The controller generates the first or second control signal based on the determination of operating in the first or second mode, respectively.Type: GrantFiled: April 3, 2014Date of Patent: February 17, 2015Assignee: Marvell World Trade Ltd.Inventors: Olivier Burg, Cao-Thong Tu
-
Patent number: 8957714Abstract: A master measure circuit is disclosed that may select from various nodes on a delay path carrying a signal. The master measure circuit measures the delay for propagation of the signal from one selected node to another selected node and controls an adjustable delay circuit in the delay path accordingly.Type: GrantFiled: March 14, 2013Date of Patent: February 17, 2015Assignee: QUALCOMM IncorporatedInventors: Vaishnav Srinivas, Jan Christian Diffenderfer, Philip Michael Clovis, David Ian West
-
Patent number: 8957712Abstract: A time-to-digital converter converts the difference between transition times of a reference clock signal and an oscillating signal to a digital signal whose value is proportional to the transitions timing difference. The time-to-digital converter includes an edge detector, a time-to-voltage converter, and an analog-to-digital converter. The edge detector is adapted to detect, during each period of the reference clock signal, the edge (transition) of the oscillating signal that is closest to the edge of the reference clock signal. The time-to-voltage converter is adapted to generate an analog signal proportional to a difference in time between the detected edge of the oscillating signal and the edge of the reference clock signal. The analog-to-digital converter is adapted to convert the analog signal to a digital signal whose value is proportional the difference between the occurrence of the detected edge of the oscillating signal and the edge of the reference clock signal.Type: GrantFiled: March 15, 2013Date of Patent: February 17, 2015Assignee: QUALCOMM IncorporatedInventors: Yi Tang, Bo Sun
-
Patent number: 8952759Abstract: A circuit for controlling a mixed mode controlled oscillator. The circuit comprises a charge pump, and a digital loop filter. The charge pump is coupled to the mixed mode controlled oscillator. The charge pump receives an up/down signal and sends a current signal to the mixed mode controlled oscillator. The digital loop filter receives the up/down signal and generates a digital code signal to the mixed mode controlled oscillator. An output frequency of the mixed mode controlled oscillator is controlled by the current signal and the digital code signal.Type: GrantFiled: November 15, 2012Date of Patent: February 10, 2015Assignee: MediaTek Inc.Inventors: Ping-Ying Wang, Kuan-Hua Chao, Jeng-Horng Tsai
-
Patent number: 8947139Abstract: An apparatus increases the dynamic range of a time to digital converter. The apparatus includes: an input network configured to receive a first signal, a second signal, and a control signal having a sign value; and a time-to-digital converter (TDC) configured to generate a digital code value that represents a time delay value between the first signal and the second signal. The input network is configured to switch where the first signal and second signal are output in response to the sign value that is determined by the time delay value between the first signal and the second signal.Type: GrantFiled: January 31, 2014Date of Patent: February 3, 2015Assignee: Marvell International Ltd.Inventors: Luca Vercesi, Rinaldo Castello, Fernando De Bernardinis
-
Publication number: 20150028926Abstract: The present invention provides a digitally controlled oscillator device capable of realizing a reduction in DNL. The digitally controlled oscillator device includes, for example, an amplifier circuit block, coil elements and a plurality of unitary capacitor units coupled in parallel between oscillation output nodes. Each of the unitary capacitor units is provided with capacitive elements, and a switch which selects whether the capacitive elements should be allowed to contribute as set parameters for an oscillation frequency. The switch is driven by an on/off control line extending from a decoder circuit. The on/off control line is shielded between the oscillation output nodes by a shield section.Type: ApplicationFiled: October 14, 2014Publication date: January 29, 2015Inventor: Takahiro NAKAMURA
-
Patent number: 8941424Abstract: A digital phase locked loop has a digital controlled oscillator, a phase comparator comparing the output signal of the digital controlled oscillator, or a signal derived therefrom, with a reference signal to produce a phase error signal. A loop filter produces a control signal for the digital controlled oscillator from an output of the phase comparator the loop filter. The loop filter has a proportional part producing a proportional component of the control signal, an integral part producing an integral component of the control signal, and an adder receiving the respective proportional and integral components at first and second inputs thereof to produce the control signal. The integral part includes a delayed feedback loop normally configured to accept the integral component at an input thereof. A first switch replaces the integral component at the input of the delayed feedback loop by the control signal in response to an activation signal.Type: GrantFiled: June 23, 2014Date of Patent: January 27, 2015Assignee: Microsemi Semiconductor ULCInventor: Qu Gary Jin
-
Patent number: 8941419Abstract: The invention concerns a device for providing a spread frequency clock signal, comprising: —an input (51) to receive a first clock signal having a first frequency; —a programmable clock divider (52) to generate the spread frequency clock signal from the first clock signal; —a first Feedback Shift Register (21), FSR, comprising at least one stage, the FSR being adapted to generate any of an odd number M of different values, the FSR being adapted to pseudo-randomly generate a first sequence of first output values, each corresponding to one of said M different values, and to provide a first output value, according to the sequence, during each clock cycle of the spread frequency clock signal; —a control unit (22) adapted to select a division factor of the programmable clock divider based on the first output value of the FSR during each clock cycle of the spread frequency clock signal; —an output (53) for providing the spread frequency clock signal.Type: GrantFiled: September 27, 2012Date of Patent: January 27, 2015Assignee: ST-Ericsson SAInventor: Fabien Journet
-
Patent number: 8933737Abstract: A variable frequency clock generator. In aspects, a clock generator includes a droop detector circuit configured to monitor a voltage supply to an integrated circuit. If the supply voltage falls below a specific threshold, a droop voltage flag may be set such that a frequency-locked loop is triggered into a droop voltage mode for handling the voltage droop at the supply voltage. In response, a current control signal that is input to an oscillator that generates a system clock signal is reduced by sinking current away from the current control signal to the oscillator. This results in an immediate reduction on the system clock frequency. Such a state remains until the voltage droop has dissipated when the current path is removed for sinking some of the current.Type: GrantFiled: October 4, 2013Date of Patent: January 13, 2015Assignees: STMicroelectronics International N.V., STMicroelectronics (Crolles 2) SASInventors: Kallol Chatterjee, Nitin Agarwal, Junaid Yousuf, Nitin Gupta, Pierre Dautriche
-
Patent number: 8928376Abstract: A clock generator having a delay locked loop and a delay control circuit. The delay locked loop receives an input clock signal and adjusts an adjustable delay circuit to generate an output clock signal that is synchronized with received input clock signal. The delay control circuit coupled to the delay locked loop generates a control signal to initialize the delay measure operation to adjust the adjustable delay circuit, after comparing the phase difference of the input clock signal and the output clock signal. The delay control circuit further generates a start measure control signal to start measuring a delay applied to the measurement signal propagating through the adjustable delay circuit, and generates a stop measure control signal to stop the delay measurement of the measurement signal. The delay adjustment of the delay locked loop is then adjusted to apply the delay measurement when synchronizing the input and output clock signals.Type: GrantFiled: January 8, 2013Date of Patent: January 6, 2015Assignee: Micron Technology, Inc.Inventor: Jongtae Kwak
-
Patent number: 8929502Abstract: To reduce the influence of a spurious in a high-frequency signal processing device and a wireless communication system each provided with a digital type PLL circuit. In a digital type PLL circuit including a digital phase comparator unit, a digital low-pass filter, a digital control oscillator unit, and a multi-module driver unit (frequency divider unit), the clock frequency of a clock signal in the digital phase comparator unit is configured selectably among a plurality of options. The clock frequency is selected among frequencies which are integer multiples of a reference frequency, in accordance with which frequency band of a standard is to be set for an oscillation output signal of the digital control oscillator unit.Type: GrantFiled: July 27, 2012Date of Patent: January 6, 2015Assignee: Renesas Electronics CorporationInventors: Ryo Endo, Keisuke Ueda, Toshiya Uozumi
-
Publication number: 20150002197Abstract: A variable frequency clock generator. In aspects, a clock generator includes a droop detector circuit configured to monitor a voltage supply to an integrated circuit. If the supply voltage falls below a specific threshold, a droop voltage flag may be set such that a frequency-locked loop is triggered into a droop voltage mode for handling the voltage droop at the supply voltage. In response, a current control signal that is input to an oscillator that generates a system clock signal is reduced by sinking current away from the current control signal to the oscillator. This results in an immediate reduction on the system clock frequency. Such a state remains until the voltage droop has dissipated when the current path is removed for sinking some of the current.Type: ApplicationFiled: October 4, 2013Publication date: January 1, 2015Applicants: STMicroelectronics International N.V., STMicroelectronics (CROLLES 2) SASInventors: Kallol CHATTERJEE, Nitin AGARWAL, Junaid YOUSUF, Nitin GUPTA, Pierre DAUTRICHE
-
Publication number: 20150002198Abstract: A digital phase locked loop has a digital controlled oscillator, a phase comparator comparing the output signal of the digital controlled oscillator, or a signal derived therefrom, with a reference signal to produce a phase error signal. A loop filter produces a control signal for the digital controlled oscillator from an output of the phase comparator the loop filter. The loop filter has a proportional part producing a proportional component of the control signal, an integral part producing an integral component of the control signal, and an adder receiving the respective proportional and integral components at first and second inputs thereof to produce the control signal. The integral part includes a delayed feedback loop normally configured to accept the integral component at an input thereof. A first switch replaces the integral component at the input of the delayed feedback loop by the control signal in response to an activation signal.Type: ApplicationFiled: June 23, 2014Publication date: January 1, 2015Inventor: Qu Gary Jin
-
Publication number: 20150002505Abstract: Described herein are apparatus, system, and method for controlling temperature drift and/or voltage supply drift in a digital phase locked loop (DPLL). The apparatus comprises a DPLL including a digital filter to generate a fine code for controlling a frequency of an output signal of a digital controlled oscillator (DCO) of the DPLL; a logic unit to monitor the fine code and to generate a compensation signal based on the fine code; and a voltage adjustment unit to update a power supply level to the DCO based on the compensation signal, wherein the updated power supply level to cause the digital filter to generate the fine code near the middle of an entire range of the fine code across various temperatures, and wherein the digital filter to generate the fine code near the middle of the entire range across power supply drift.Type: ApplicationFiled: September 15, 2014Publication date: January 1, 2015Inventor: Martin VANDEPAS
-
Patent number: 8917129Abstract: An apparatus comprising a delay circuit and a control circuit. The delay circuit may be configured to generate a plurality of intermediate signals in response to (i) a clock signal and (ii) an adjustment signal. The control circuit may be configured to generate the adjustment signal and a plurality of output signals having a quarter-cycle interval in response to (i) the plurality of intermediate signals and (ii) the clock signal.Type: GrantFiled: June 12, 2013Date of Patent: December 23, 2014Assignee: Ambarella, Inc.Inventors: Guangjun He, Xiaojun Zhu
-
Patent number: 8907704Abstract: Disclosed is a frequency synthesizer including first and second shift register circuits 3a and 3b each for outputting PLL setting data on a rising edge of a load enable signal, first and second fractional modulators 4a and 4b each for generating dividing number control data on the basis of the PLL setting data in synchronization with a reference signal, and first and second fractional PLL synthesizers 5a and 5b each for generating a high frequency signal according to the PLL setting data, the reference signal, and the dividing number control data. By controlling the timing of the load enable signal, the frequency synthesizer carries out phase control between the high frequency signals generated by the first and second fractional PLL synthesizers 5a and 5b.Type: GrantFiled: August 14, 2013Date of Patent: December 9, 2014Assignee: Mitsubishi Electric CorporationInventors: Yusuke Kitsukawa, Hideyuki Nakamizo, Kenji Kawakami
-
Patent number: 8907708Abstract: Systems and methods for generating a thermometer sigma delta encoded frequency control word for controlling a digitally controlled oscillator in accordance with embodiments of the invention are disclosed. In one embodiment, an all digital phase locked loop for generating an output clock signal includes a thermometer pulse coder configured to generate a frequency control word (FCW) that includes thermometer coded signals and a pulse modulated dither signal, and transmit the pulse modulated dither signal over a selected FCW signal line and transmit the thermometer coded signals over other FCW signal lines, and a digitally controlled oscillator to receive a FCW comprising a combined thermometer and pulse modulated signal and generate an output clock signal.Type: GrantFiled: September 16, 2013Date of Patent: December 9, 2014Assignee: Entropic Communications, Inc.Inventors: Josephus A. van Engelen, Hairong Yu, Howard A. Baumer
-
Publication number: 20140347110Abstract: A circuit includes a capacitive-load voltage controlled oscillator having an input configured to receive a first input signal and an output configured to output an oscillating output signal. A calibration circuit is coupled to the voltage controlled oscillator and is configured to output one or more control signals to the capacitive-load voltage controlled oscillator for adjusting a frequency of the oscillating output signal. The calibration circuit is configured to output the one or more control signals in response to a comparison of an input voltage to at least one reference voltage.Type: ApplicationFiled: August 11, 2014Publication date: November 27, 2014Inventors: Chan-Hong CHERN, Tao Wen CHUNG, Ming-Chieh HUANG, Chih-Chang LIN, Tsung-Ching HUANG, Fu-Lung HSUEH
-
Publication number: 20140347109Abstract: A circuit may include an oscillator configured to generate an output signal based on an analog signal and a digital signal and a controller configured to generate an offset signal based on a comparison of a first analog control signal and a second analog control signal. The circuit may also include a divider configured to generate a feedback signal based on the output signal and the offset signal. The circuit may also include an analog control signal unit configured to generate the second analog control signal based on the feedback signal and a reference signal and a coupling unit configured to select either the first analog control signal or the second analog control signal as the analog signal.Type: ApplicationFiled: May 24, 2013Publication date: November 27, 2014Applicant: Intel IP CorporationInventors: Claudio REY, David HARNISHFEGER
-
Patent number: 8896384Abstract: A phase locked loop (PLL) includes a detector, a charge pump, a loop filter, a voltage controlled oscillator (VCO), a divider, and a frequency change module. The detector provides a phase difference based on a reference signal and a feedback signal. The charge pump provides a charge based on the phase difference. The loop filter provides a voltage based on the charge. The VCO provides an output signal based on the voltage received from the loop filter. The divider divides a frequency of the output signal by a value to provide the feedback signal. The frequency change module processes an input signal having a first frequency to provide a processed signal having a second frequency that is different from the first frequency. The frequency change module selects the input signal or the processed signal to provide as the reference signal to the detector. Changing the frequency of the reference signal can change a frequency of a spur.Type: GrantFiled: February 1, 2011Date of Patent: November 25, 2014Assignee: Broadcom CorporationInventor: Hung-Ming Chien
-
Patent number: 8896386Abstract: A calibration device arranged for calibrating an oscillating frequency of an oscillator includes: a phase locking device arranged to track a first reference clock generated by the oscillator until a feedback clock is phase-aligned with the first reference clock, and then arranged to track a second reference clock generated by the oscillator until a phase difference between the second reference clock and the feedback clock is a static phase difference, wherein the feedback clock is generated by dividing an output oscillating signal of the phase locking device by a divisor; an adjusting circuit arranged to adjust the divisor into an updated divisor to reduce the static phase difference between the second reference clock and the feedback clock; and a calibrating circuit arranged to calibrate the oscillating frequency of the oscillator according to the updated divisor, wherein the second reference clock is generated by varying a control signal of the oscillator.Type: GrantFiled: March 6, 2013Date of Patent: November 25, 2014Assignee: MediaTek Singapore Pte. Ltd.Inventors: Wen-Chang Lee, Ping-Ying Wang
-
Patent number: 8890624Abstract: A digital fractional PLL introduces an accumulated phase offset before the digital VCO to achieve the fractional part of the division ratio. To provide this phase offset, the digital accumulator can integrate a fractional component ?n. By forcing ?n to zero, the PLL becomes an integer-N PLL. A de-skew timing configuration can be used to remove any time mismatch between integer and fractional counters of the PLL. A digital PLL can merge the function of frequency generation (DVCO) and that of fractional frequency counting into the same circuit block by reusing various phases of the frequency output to generate a fractional frequency count. A digital integer PLL can include a comparator, wherein the feedback loop of this PLL forces the phase difference between the reference clock and feedback signals to approach zero. By changing the duty cycle of feedback signal, the frequency tracking behavior of the loop can be varied.Type: GrantFiled: October 4, 2012Date of Patent: November 18, 2014Assignee: QUALCOMM IncorporatedInventors: Shuo-Wei Chen, David Kuochieh Su
-
Patent number: 8890626Abstract: One or more techniques and systems for a divider-less phase locked loop (PLL) and associated phase detector (PD) are provided herein. In some embodiments, a pulse phase detector (pulsePD) signal, a voltage controlled oscillator positive differential (VCOP) signal, and a voltage controlled oscillator negative differential (VCON) signal are received. An up signal and a down signal for a first charge pump (CP) and an up signal and a down signal for a second CP are generated based on the pulsePD signal, the VCOP signal, and the VCON signal. For example, CP signals are generated to control the first CP and the second CP, respectively. In some embodiments, CP signals are generated such that the CPs facilitate adjustment of a zero crossing phase of the VCON and VCOP signals with respect to the pulsePD signal. In this manner, a divider-less PLL is provided, thus mitigating PLL power consumption.Type: GrantFiled: August 15, 2012Date of Patent: November 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yen-Jen Chen, I-Ting Lee, Hsieh-Hung Hsieh, Chewn-Pu Jou, Fu-Lung Hsueh, Shen-Iuan Liu
-
Publication number: 20140333359Abstract: Apparatuses and methods for delaying signals using a delay line are described. An example apparatus includes a controller configured to in a first mode, set a delay length, and, in a second mode, to determine an initial delay. The apparatus further including a delay line circuit coupled to the controller and includes delay elements. Each of the delay elements includes delay gates that are the same type of delay gate. The delay line circuit is configured to, in the first mode propagate a signal through one or more of the delay elements to provide a delayed signal. The delay line circuit is further configured to, in the second mode, propagate a pulse signal through one or more of the delay elements and provide a corresponding output signal from each of the one or more delay elements responsive to the pulse signal reaching an output of the corresponding delay element.Type: ApplicationFiled: July 22, 2014Publication date: November 13, 2014Inventor: Yantao Ma
-
Publication number: 20140333358Abstract: A re-circulating time-to-digital converter (TDC) can include a triggered reference ring oscillator (TRRO) and a delay module. The triggered reference ring oscillator can, when triggered by a reference signal edge, generate a periodic ring oscillator signal with a ring oscillator period that is a selected ratio of a voltage-controlled oscillator (VCO) period. The delay module can store, in a plurality of latches, samples of a VCO signal docked by the periodic ring oscillator signal. Each latch can generate an output of the sample, and each latch output can represent a time difference polarity between VCO signal and TRRO signal. In another example, the re-circulating TDC can include the triggered reference ring oscillator, a digital frequency lock module, and a TDC post-process module. The digital frequency lock module can generate a ring oscillator control signal, which sets the ring oscillator period for the triggered reference ring oscillator.Type: ApplicationFiled: April 10, 2012Publication date: November 13, 2014Inventors: Hyung Seok Kim, Ashoke Ravi, William Y. Li, Kailash Chandrashekar
-
Patent number: 8884705Abstract: A frequency synthesis device with a feedback loop includes: a phase-comparison control circuit; a frequency conversion unit voltage controlled by the control circuit; a feedback loop for supplying at least one signal issuing from the frequency conversion unit to the control circuit; at least one other control circuit for voltage control of the frequency conversion unit; and at least one other feedback loop for supplying at least one other signal issuing from the frequency conversion unit to the other control circuit.Type: GrantFiled: March 3, 2011Date of Patent: November 11, 2014Assignee: Commissariat à{grave over ( )}l' énergie atomique et aux énergies alternativesInventor: Emeric De Foucauld
-
Patent number: 8884710Abstract: A system and method in accordance with the present invention provides a gyroscope incorporating an improved PLL technique. The improved PLL auto-corrects its own reference low-frequency noise, thereby eliminating this source of noise, improving the noise performance of the gyroscope and allowing a compact implementation. The net result is a gyroscope with improved bias stability that can meet noise requirements with a smaller footprint.Type: GrantFiled: December 22, 2011Date of Patent: November 11, 2014Assignee: Invensense, Inc.Inventors: Derek Shaeffer, Ahingsa Soukhaphanith
-
Patent number: 8884672Abstract: A phase locked loop (PLL) device is configurable in an analog phase locked loop and a hybrid analog-digital phase locked loop. In an analog mode, at least a phase detector, an analog loop filter, and a voltage controlled oscillator (VCO), are connected to form an analog loop. In a digital mode, at least the phase detector, the voltage controlled oscillator (VCO), a time to digital converter (TDC), a digital loop filter and a digital to analog converter (DAC) are connected to form the hybrid digital-analog loop.Type: GrantFiled: December 4, 2012Date of Patent: November 11, 2014Assignee: QUALCOMM IncorporatedInventors: Gary John Ballantyne, Jeremy D. Dunworth, Bhushan Shanti Asuri
-
Patent number: 8878614Abstract: A PLL circuit includes an oscillator, a detection block, an integral path and a proportional path. The oscillator generates an oscillation signal. The detection block detects a phase difference between the oscillation signal and a reference signal and generates an integral signal that represents an integral value of the phase difference and a proportional signal that represents a current value of the phase difference. The integral path includes a regulator that receives the integral signal and supplies a regulated integral signal to the oscillator, and the regulator has a feedback loop including an error amplifier. The proportional path supplies the proportional signal, separately from the integral signal, to the oscillator. The oscillator generates the oscillation signal having an oscillation frequency controlled by both of the regulated integral signal and the proportional signal such that the phase of the oscillation signal is locked to the phase of the reference signal.Type: GrantFiled: February 28, 2012Date of Patent: November 4, 2014Assignee: MegaChips CorporationInventors: Wenjing Yin, Anand Gopalan
-
Publication number: 20140320186Abstract: Phase slope is controlled in a phase locked loop wherein a phase error signal controlling a controlled oscillator has a proportional component and an integral component, by determining whether the proportional component falls within a range bounded by upper and lower limit values. The proportional component is combined with the integral component if the proportional component falls within the range to provide the phase error signal. Otherwise, the proportional component is modified to meet a phase slope requirement while leaving the integral component unmodified. The modified proportional component is combined with the unmodified integral component to provide the phase error signal.Type: ApplicationFiled: April 28, 2014Publication date: October 30, 2014Applicant: Microsemi Semiconductor ULCInventors: Q. Gary Jin, Kamran Rahbar, Krste Mitric, Tanmay Zargar
-
Patent number: 8872558Abstract: A method of controlling a hybrid phase-locked loop may include generating a first control signal based on an offset signal and a second control signal and determining a difference between the first and the second control signals. The method may further include adjusting a value of the offset signal based on the difference between the first and the second control signals to drive a level of the first control signal to a level of the second control signal. The method may further include determining when the level of the first control signal crosses the level of the second control signal. After the level of the first control signal crosses the level of the second control signal, the method may include adjusting the value of the offset signal based on a number of occurrences of the level of the first control signal crossing the level of the second control signal.Type: GrantFiled: May 24, 2013Date of Patent: October 28, 2014Assignee: Intel IP CorporationInventors: Claudio Rey, David Harnishfeger
-
Patent number: 8873693Abstract: In one embodiment, a method includes adjusting a first frequency of a first clock signal based on a frequency difference between the first frequency and a reference clock signal frequency of a reference clock signal, and further adjusting the first frequency and a first phase of the first clock signal based on a phase difference between the first clock signal and an input data bit stream and the frequency difference between the first frequency and the reference clock signal frequency to substantially lock the first frequency and the first phase of the first clock signal to the input data bit frequency and input data bit phase of the input data bit stream.Type: GrantFiled: September 21, 2011Date of Patent: October 28, 2014Assignee: Fujitsu LimitedInventor: Nikola Nedovic
-
Patent number: 8872559Abstract: A digital phase-locked loop is provided. The digital phase-locked loop includes: a phase-locked loop, for generating an output frequency according to a reference frequency; and a numerically-controlled oscillator, coupled to the phase-locked loop, for generating the reference frequency, in which the numerically-controlled oscillator includes: a phase accumulator (PA), for outputting a sawtooth signal according to a clock signal and a frequency control word; and a most significant bit (MSB) detector, coupled to the phase accumulator, for detecting a most significant bit of the sawtooth signal outputted from the phase accumulator, thereby generating the reference frequency with a square waveform.Type: GrantFiled: June 18, 2013Date of Patent: October 28, 2014Assignee: Princeton Technology CorporationInventor: Wen-Jan Lee
-
Patent number: 8866520Abstract: One embodiment relates to a fracture-able PLL circuit. The fracture-able PLL circuit includes a first phase-locked loop circuit generating a first frequency output, a second phase-locked loop circuit; arranged to generate a second frequency output, and a plurality of shared output resources. Reconfigurable circuitry is arranged so that either of the first and second frequency outputs is receivable by each of the plurality of shared output resources. Another embodiment relates to an integrated circuit which includes a plurality of PMA modules, a plurality of multiple-purpose PLL circuits, and a programmable clock network. The programmable clock network is arranged to allow the clock signals output by the multiple-purpose PLL circuits to be selectively used either by the PMA modules for a transceiver application or by other circuitry for a non-transceiver application. Other embodiments and features are also disclosed.Type: GrantFiled: September 10, 2013Date of Patent: October 21, 2014Assignee: Altera CorporationInventors: Tien Duc Pham, Sergey Shumarayev, Richard G. Cliff
-
Patent number: 8860478Abstract: The invention provides a phase-locked loop with loop gain calibration and methods for measuring an oscillator gain, gain calibration and jitter measurement for a phase-locked loop. The method for measuring an oscillator gain of a phase-locked loop includes the steps of providing a varying code at an input end of the oscillator; outputting excess reference phase information by a reference phase integral path and outputting excess feedback phase information based on the varying code by a feedback phase integral path; and obtaining an estimated gain information of the oscillator based on the excess reference phase information and the excess feedback phase information.Type: GrantFiled: March 15, 2013Date of Patent: October 14, 2014Assignee: National Chiao Tung UniversityInventors: Wei-Zen Chen, Shu-Chin Chuang
-
Patent number: 8855258Abstract: A system and method are provided for resynchronizing a transmission signal using a jitter-attenuated clock derived from an asynchronous gapped clock. A first-in first-out (FIFO) memory accepts an asynchronous gapped clock derived from a first clock having a first frequency. The gapped clock has an average second frequency less than the first frequency. The input serial stream of data is loaded at a rate responsive to the gapped clock. A dynamic numerator (DN) and dynamic denominator (DD) are iteratively calculated for the gapped clock, averaged, and an averaged numerator (A and an averaged denominator (AD) are generated. The first frequency is multiplied by the ratio of AN/AD to create a jitter-attenuated second clock having the second frequency. The FIFO memory accepts the jitter-attenuated second clock and supplies data from memory at the second frequency. A framer accepts the data from the FIFO memory and the jitter-attenuated second clock.Type: GrantFiled: September 30, 2011Date of Patent: October 7, 2014Assignee: Applied Micro Circuits CorporationInventors: Viet Do, Simon Pang
-
Patent number: 8847691Abstract: A gated voltage controlled oscillator has four identically structured delay cells, each of the delay cells having the same output load by connecting to the same number of inputs of other ones of the delay cells. Optionally a four phase sampling clock selects from the delay cell output and samples, at a four phase sampler, an input signal. Optionally an edge detector synchronizes the phase of the gated voltage controlled oscillator to coincide with NRZ bits. Optionally a variable sampling rate selects different phases from the delay cells to selectively sample NRZ bits at a lower rate. Optionally, a pulse width modulation (PWM) mode synchronizes a phase of the sampling clock to sample PWM symbols and recover encoded bits.Type: GrantFiled: February 1, 2012Date of Patent: September 30, 2014Assignee: QUALCOMM IncorporatedInventors: Zhi Zhu, Xiaohua Kong, Nam V. Dang
-
Patent number: 8848850Abstract: Mechanisms and techniques to evaluate data for a high speed I/O receiver logic. In an embodiment, a receiver circuit shifts a bit into a shift circuit in response to a rising edge of a data signal, where a count is started in response to the bit being subsequently shifted out of the shift circuit. Based on a value of the count, the receiver circuit generates a control signal for preparing physical layer receiver logic to transition to a burst mode of operation. In another embodiment, a receiver circuit includes a frequency divider to operate based on a data signal and a clock signal, wherein, based on operation of the frequency counter, a control signal is generated to indicate a line reset for physical layer receiver logic. The receiver circuit provides a feedback signal, based on the control signal, which is to limit activation of the frequency divider.Type: GrantFiled: September 25, 2012Date of Patent: September 30, 2014Assignee: Intel CorporationInventor: Wei-Lien Yang
-
Patent number: 8847653Abstract: A dither control circuit includes a pseudo random number generator, which generates a pseudo random number sequence in response to a frequency-divided clock signal, and a dither circuit which dithers an input digital code by using at least one output bit of the pseudo random number sequence and outputs a dithered digital code corresponding to a result of the dithering. The dither circuit may output, as the dithered digital code, a digital code corresponding to a sum of or a difference between the input digital code and the input digital code based on the at least one output bit. The dithered digital code may be input to an accumulator which operates in-sync with the frequency-divided clock signal.Type: GrantFiled: January 9, 2013Date of Patent: September 30, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong Phil Hong, Jenlung Liu, Nan Xing, Jae Jin Park
-
Publication number: 20140286470Abstract: A clock and data recovery circuit includes: a first current source configured to supply a charge current through a first signal line; a second current source configured to supply a discharge current through a second signal line; a loop filter configured to convert the charge current into a first voltage signal and output the first voltage signal through a third signal line, and to convert the discharge current into a second voltage signal and output the second voltage signal through a fourth signal line; a voltage control oscillator configured to be controlled in frequency; and a phase detector configured to receive a data signal from outside and receive a clock signal from the voltage control oscillator, and to supply a control signal to each of the first current source and the second current source, and generate a recovery clock signal and a recovery data signal.Type: ApplicationFiled: March 13, 2014Publication date: September 25, 2014Applicant: Sony CorporationInventors: Zhiwei Zhou, Takashi Masuda, Tetsuya Fujiwara
-
Patent number: 8841949Abstract: Measurement initialization circuitry is described. Propagation of a start signal through a variable delay line may be stopped by either of two stop signals. One stop signal corresponds to a rising edge of a reference clock signal. A second stop signal corresponds to a falling edge of the reference clock signal. The start signal propagation is stopped responsive to the first to arrive of the first and second stop signals. Accordingly, in some examples, start signal propagation through a variable delay line may be stopped responsive to either a rising or falling edge of the reference clock signal.Type: GrantFiled: December 10, 2013Date of Patent: September 23, 2014Assignee: Micron Technology, Inc.Inventors: Aaron Willey, Yantao Ma
-
Publication number: 20140269848Abstract: Described is an apparatus for providing spread-spectrum to a clock signal. The apparatus comprises: an oscillator to generate an output clock signal, the oscillator to receive an adjustable reference signal to adjust frequency of the output clock signal; a first circuit to provide a first signal indicative of a center frequency of the output clock signal; a second circuit to generate a switching waveform to provide spread-spectrum for the output clock signal; and a third circuit, coupled to the first and second circuits, to provide the adjustable reference signal according to the first signal and the switching waveform.Type: ApplicationFiled: May 31, 2013Publication date: September 18, 2014Inventors: Gerhard SCHROM, Alexander LYAKHOV, Michael W. ROGERS, Dawson W. KESLING, Jonathan P. DOUGLAS, J. Keith HODGSON
-
Publication number: 20140266355Abstract: A method of operating a phase-locked loop (PLL) such as an all-digital PLL includes operations of comparing a reference clock signal with a feedback signal of the PLL and outputting a comparison signal according to a result of the comparison, and detecting whether the PLL is in a lock state by using a number of times the comparison signal is toggled.Type: ApplicationFiled: March 7, 2014Publication date: September 18, 2014Inventors: Jae Jin PARK, Tae Kwang JANG, Jenlung LIU
-
Publication number: 20140266353Abstract: A time-to-digital converter converts the difference between transition times of a reference clock signal and an oscillating signal to a digital signal whose value is proportional to the transitions timing difference. The time-to-digital converter includes an edge detector, a time-to-voltage converter, and an analog-to-digital converter. The edge detector is adapted to detect, during each period of the reference clock signal, the edge (transition) of the oscillating signal that is closest to the edge of the reference clock signal. The time-to-voltage converter is adapted to generate an analog signal proportional to a difference in time between the detected edge of the oscillating signal and the edge of the reference clock signal. The analog-to-digital converter is adapted to convert the analog signal to a digital signal whose value is proportional the difference between the occurrence of the detected edge of the oscillating signal and the edge of the reference clock signal.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: QUALCOMM IncorporatedInventors: Yi Tang, Bo Sun
-
Publication number: 20140266354Abstract: Disclosed is a digital phase-locked-loop including: a time-to-digital converter (TDC) configured to output a digital bit based on an input clock and a reference clock, in which the TDC includes: a first arbiter group configured to compensate for a phase difference between the input clock and the reference clock with a first average offset and output a first logic value; a second arbiter group configured to compensate for a phase difference between the input clock and the reference clock with a second average offset and output a second logic value; and a signal processor configured to output the digital bit based on the first and second logic values.Type: ApplicationFiled: September 17, 2013Publication date: September 18, 2014Applicant: Electronics and Telecommunications Research InstituteInventors: Hyun Ho BOO, Byung Hun MIN, Duong Quoc HOANG, Cheon Soo KIM, Hyun Kyu YU
-
Patent number: 8836434Abstract: A digital frequency synthesizer with an automatic calibration system. The digital frequency synthesizer is calibrated by initiating a coarse tuning operation to rapidly reach a preliminary frequency that is proximate to the desired final frequency. A calibration procedure is then executed for adjusting gain in the frequency synthesizer based on the preliminary frequency. This test involves applying one or more test signals to the frequency synthesizer and measuring a signal generated in the frequency synthesizer. This measured signal corresponds to a gain response of the circuit at the preliminary frequency. When the expected gain is known, any difference relative to the gain of the measured signal is used to adjust the gain in a circuit of the frequency synthesizer such that the actual gain substantially matches the expected gain.Type: GrantFiled: September 8, 2009Date of Patent: September 16, 2014Assignee: Icera Inc.Inventors: Abdellatif Bellaouar, Ahmed R. Fridi, Sher Jiun Fang, Hamid Safiri