Edge Sensing Patents (Class 327/24)
-
Patent number: 11671289Abstract: Various embodiments relate to an end of packet (EOP) circuit, including: a reset pulse generator circuit configured to generate a reset pulse when a input signal transitions to a new value; an analog counter circuit configured to receive a squelch signal to start the counter and to receive the reset pulse to reset the counter; and an EOP detector circuit configured to produce a signal indicative that the input signal is an EOP signal based upon an output of the analog counter circuit.Type: GrantFiled: September 14, 2021Date of Patent: June 6, 2023Assignee: NXP USA, Inc.Inventors: Ranjeet Kumar Gupta, Siamak Delshadpour, Kenneth Jaramillo
-
Patent number: 11595143Abstract: A sensor may determine a sampling pattern based on a group of synchronization signals received by the sensor. The sampling pattern may identify an expected time for receiving an upcoming synchronization signal. The sensor may trigger, based on the sampling pattern, a performance of a sensor operation associated with the upcoming synchronization signal. The performance of the sensor operation may be triggered before the upcoming synchronization signal is received.Type: GrantFiled: January 11, 2021Date of Patent: February 28, 2023Assignee: Infineon Technologies AGInventor: Leo Aichriedler
-
Patent number: 10754475Abstract: Mobile device and method of operating such device with which a near ultrasonic acoustic signal may be produced for emission by an existing transducer, such as an ear piece, to cause a corresponding echo from a proximate object. The echo may be received by another existing transducer, such as a microphone, and processed to produce a corresponding status signal indicative of the proximity of such object.Type: GrantFiled: December 21, 2018Date of Patent: August 25, 2020Assignee: Intel CorporationInventor: Tigi Thomas
-
Patent number: 10382027Abstract: A transition detection circuit and method of operation of such a circuit are provided, the transition detection circuit having pulse generation circuitry to receive an input signal and to generate a pulse signal in response to a transition in the input signal, and pulse detection circuitry to assert an error signal on detection of the pulse signal generated by the pulse generation circuitry. The pulse generation circuitry has pulse control circuitry to control a property of the pulse signal dependent on a timing window indication signal. In particular, when the pulse signal is generated at least partly while the timing window indication signal is set, the pulse control circuitry controls the property of the pulse signal such that generated pulse signal is detected by the pulse detection circuitry.Type: GrantFiled: March 3, 2016Date of Patent: August 13, 2019Assignee: ARM LimitedInventors: Shidhartha Das, David Michael Bull
-
Patent number: 10200220Abstract: A transmitter for providing channel equalization that includes a first driver and second driver having a high pass filter. The first driver generates a first output signal representing a digital input signal. The second driver generates a second output signal representing a high pass filtered version of the digital input signal. The first and second output signals are summed to provide a third output signal that is channel equalized for transmission over a channel.Type: GrantFiled: July 25, 2017Date of Patent: February 5, 2019Assignee: Rambus IncInventor: John Wood Poulton
-
Patent number: 9749160Abstract: A transmitter for providing channel equalization that includes a first driver and second driver having a high pass filter. The first driver generates a first output signal representing a digital input signal. The second driver generates a second output signal representing a high pass filtered version of the digital input signal. The first and second output signals are summed to provide a third output signal that is channel equalized for transmission over a channel.Type: GrantFiled: August 17, 2015Date of Patent: August 29, 2017Assignee: Rambus Inc.Inventor: John Wood Poulton
-
Patent number: 9712141Abstract: Embodiments relate to modulating a power supply voltage for varying a propagation delay of data paths within an integrated circuit. The power supply voltage is modulated to increase the delay of shorter data paths for reducing an incidence of hold time violations without substantially affecting the delay of longer data paths. For example, the power supply voltage is reduced from a nominal value in the first half clock cycle to increase delay of both the shorter data paths and the longer data paths. The power supply voltage is increased from the nominal value in the second half clock cycle to decrease delay of the longer data paths within the second half clock cycle such that the overall delay of the longer data paths is virtually same as when the power supply voltage is fixed at the nominal value for the entire clock cycle.Type: GrantFiled: December 3, 2015Date of Patent: July 18, 2017Assignee: Apple Inc.Inventors: Victor Zyuban, Norman J. Rohrer
-
Patent number: 9474118Abstract: The invention comprises a dimming switch for use with a string of light emitting diodes (LEDs). The dimming switch comprises a bipolar junction transistor (BJT) driven in a cascode scheme. The dimming switch also comprises circuitry to offset the current that drives the base of the BJT to provide a controlled amount of current to the LEDs when the dimming input signal is high.Type: GrantFiled: November 20, 2014Date of Patent: October 18, 2016Assignee: Microchip Technology Inc.Inventor: Alexander Mednik
-
Patent number: 9007118Abstract: Signals generated by an array of photodiodes are applied to the inputs of corresponding edge detection circuits. Each edge detection circuit generates an output that changes state in response to a detected edge of the photodiode generated signal. The edge detection circuits may be formed by toggle flip-flop circuits. The outputs of the edge detection circuits are logically combined using exclusive OR logic to generate an output. The exclusive OR logic may be formed by a cascaded tree of exclusive OR circuits.Type: GrantFiled: September 5, 2013Date of Patent: April 14, 2015Assignee: STMicroelctronics (Research & Development) LimitedInventor: Neale Dutton
-
Patent number: 8970420Abstract: Representative implementations of devices and techniques provide bipolar time-to-digital conversion. For example, either a positive time duration or a negative time duration may be converted to a digital representation by a linear time-to-digital converter (TDC). A set of logic functions may be applied to the input of the TDC to provide start and/or stop signals for the TDC. Further, a correction component may be applied to an input or an output of the TDC to compensate for a delay offset of the TDC.Type: GrantFiled: March 15, 2013Date of Patent: March 3, 2015Assignee: Intel Mobile Communications GmbHInventors: Stephan Henzler, Markus Schimper, Stefan Tertinek
-
Patent number: 8822935Abstract: A radiation detector module (10) for use in a time-of-flight positron emission tomography (TOF-PET) scanner (8) generates a trigger signal indicative of a detected radiation event. A timing circuit (22) including a first time-to-digital converter (TDC) (30) and a second TDC (31) is configured to output a corrected timestamp for the detected radiation event based on a first timestamp determined by the first TDC (30) and a second timestamp determined by the second TDC (31). The first TDC is synchronized to a first reference clock signal (40, 53) and the second TDC is synchronized to a second reference clock signal (42, 54), the first and second reference clock signals being asynchronous.Type: GrantFiled: April 15, 2010Date of Patent: September 2, 2014Assignee: Koninklijke Philips N.V.Inventors: Thomas Frach, Gordian Prescher
-
Patent number: 8810228Abstract: The present invention relates to a method for compensating a current of a DC/DC converter that detects an average value of a pulsatory current that is output as a chopping wave form from an inductor that is used in a DC/DC converter to compensate an offset value in real time. A method for compensating a current of a DC/DC converter can include analyzing a PWM signal for a switching DC-DC converter, if the PWM signal is on, comparing a delay time with a rise half cycle size between a detected current and a real current that is output by an inductor, calculating a current variation amount and determining an offset compensation value for compensating a current variation amount according to the comparison result of the rise half cycle size and the delay time, and applying the offset compensation value to compensate the detected current of the inductor.Type: GrantFiled: June 26, 2012Date of Patent: August 19, 2014Assignee: Hyundai Motor CompanyInventors: Sung Kyu Kim, Wonkyoung Choi, Mu Shin Kwak, Suhyun Bae
-
Patent number: 8629694Abstract: A voltage scaling circuit includes a first critical path and an edge detection unit. The first critical path includes an input and an output. The edge detection unit includes a first input, a second input, a counter and a time-to-digital converter (TDC). The input of the first critical path is electrically connected to the first input of the edge detection unit, and the output of the critical path is electrically connected to the second input of the edge detection unit. The counter is configured to measure a duration between an active edge of a start signal on the first input of the edge detection unit and an active edge of a stop signal on the second input of the edge detection unit in a clock period basis. The TDC is configured to measure a beginning portion and an end portion of the duration.Type: GrantFiled: November 5, 2012Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shi-Hung Wang, Tsung-Hsiung Li, Kuang-Kai Yen, Wei-Li Chen, Chewn-Pu Jou, Fan-Ming Kuo
-
Patent number: 8575967Abstract: This description relates to an edge detector including a pulse generator configured to generate a first pulse when a first clock and a second clock are at a same logic level and generate a second pulse when the first clock and the second clock are at different logic levels. The edge detector further includes a first RC circuit configured to charge the first pulse and a second RC circuit configured to charge the second pulse. The edge detector further includes a circuitry that, based on a width of the first pulse or of the second pulse, is configured to provide a select signal to select an edge of the second clock for triggering.Type: GrantFiled: July 17, 2012Date of Patent: November 5, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shu-Chun Yang, Jinn-Yeh Chien
-
Patent number: 8400188Abstract: A variety of edge-detection related devices, methods and systems are implemented in various fashions. One implementation is directed to an edge detector circuit for detecting an edge of an input signal and producing an output level-sensitive signal that is synchronous to a clock signal having an active edge corresponding to a transition from a first-signal level to a second-signal level. A first flip-flop has the input signal as a clock input and produces an internal level-sensitive signal and is reset by the output level-sensitive signal. Logic passes the level-sensitive signal when the clock signal is at the second-signal level and blocks the internal level-sensitive signal when the clock signal is at the first-signal level. A second flip-flop is set by the passed internal level-sensitive signal to produce the output level-sensitive signal. The second flip-flop is cleared in response to the output level-sensitive signal, a reset input and the clock signal.Type: GrantFiled: March 16, 2009Date of Patent: March 19, 2013Assignee: NXP B.V.Inventor: Robert de Gruijl
-
Publication number: 20120280718Abstract: This description relates to an edge detector including a pulse generator configured to generate a first pulse when a first clock and a second clock are at a same logic level and generate a second pulse when the first clock and the second clock are at different logic levels. The edge detector further includes a first RC circuit configured to charge the first pulse and a second RC circuit configured to charge the second pulse. The edge detector further includes a circuitry that, based on a width of the first pulse or of the second pulse, is configured to provide a select signal to select an edge of the second clock for triggering.Type: ApplicationFiled: July 17, 2012Publication date: November 8, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Chun YANG, Jinn-Yeh CHIEN
-
Patent number: 8248105Abstract: In some embodiments related to a smart edge detector, the smart edge detector uses a second clock in a receiver domain (e.g., clock CLK_D2) to trigger a first flip-flop having a first clock in a transmitter domain (e.g., clock CLK_D1) as input data for the first flip-flop. The clock CLK_D2 through a delay cell also triggers a second flip-flop having the same clock CLK_D1 as input data for the second flip-flop. Based on the output of the first flip-flop (e.g., output S1) and of the second flip-flop (e.g., output S2), the embodiments determine whether the rising and or falling edge of clock CLK_D2 should be used for triggering in a transmitting and receiving application. The embodiments are applicable in both situations where the rising edge or falling edge of clock CLK_D1 is used as a triggering edge. Other embodiments are also disclosed.Type: GrantFiled: February 16, 2010Date of Patent: August 21, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shu-Chun Yang, Jinn-Yeh Chien
-
Patent number: 8116321Abstract: A router, for routing at least one input signal to at least one output, comprises at least one input module and at least one output module. Each of the input and output modules includes at least one clock selector circuit for selecting from among a first and second clock signal, and an oscillator signal, as a common output clock signal for the at least first router, based in part on whether at least one of the first and second clock signals has toggled. The clock selector circuit provides redundancy as well as distribution of clock signals among elements within each module.Type: GrantFiled: June 1, 2005Date of Patent: February 14, 2012Assignee: Thomson LicensingInventors: Carl Christensen, David Lynn Bytheway, Lynn Howard Arbuckle, Randall Geovanny Redondo
-
Patent number: 8040156Abstract: Provided are a lock detection circuit and a lock detecting method. The lock detection circuit includes two delay devices, four flip-flops and two logic gates, and can accurately detect a lock state of a phase locked loop (PLL) circuit. Therefore, the lock detection circuit can be implemented in a simple structure, and as a result, the lock detection circuit can be compact in size and can consume less electric power. Also, the lock detecting method enables lock detection process to be simpler, so that a lock state can be detected within a short time period.Type: GrantFiled: May 14, 2009Date of Patent: October 18, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Hui Dong Lee, Kwi Dong Kim, Jong Kee Kwon
-
Patent number: 7999569Abstract: An edge rate suppression circuit arrangement is provided for operation with an open drain bus. The circuit arrangement includes a variable resistive circuit having an input for receiving a variable voltage signal and an output coupled to the open drain bus, and a control circuit configured to operate the variable resistive circuit. The control circuit operates the variable resistive circuit in respective high and low resistance states in response to the variable voltage signal.Type: GrantFiled: December 3, 2009Date of Patent: August 16, 2011Assignee: NXP B.V.Inventor: Alma Stephenson Anderson
-
Patent number: 7948282Abstract: A first comparator compares an output voltage Vout appearing at a capacitor with a maximum threshold voltage Vmax. A second comparator compares the output voltage Vout with a minimum threshold voltage Vmin. An edge detection circuit detects an edge of a synchronization signal SYNC having approximately ½ of frequency of the output voltage Vout and outputs an edge detection signal SE. A charge-discharge control unit refers to the first and the second comparison signal, and sets the charge-discharge circuit to a discharging state when the output voltage Vout becomes higher than the maximum threshold voltage Vmax and sets the charge-discharge circuit to a charging state when the output voltage Vout becomes lower than the minimum threshold voltage Vmin. When the edge signal SE becomes the predetermined level, the charge-discharge control unit switches the charging state and the discharging state of the charge-discharge circuit.Type: GrantFiled: November 15, 2006Date of Patent: May 24, 2011Assignee: Rohm Co., Ltd.Inventor: Kenichi Fukumoto
-
Patent number: 7880507Abstract: A circular edge detector on an integrated circuit including a plurality of edge detector cells, each of the plurality of edge detector cells having an input select block operable to receive a data signal and a previous cell signal and to generate a present cell signal, and a state capture block operably connected to receive the present cell signal. The present cell signal of each of the plurality of edge detector cells is provided to a next of the plurality of edge detector cells as the previous cell signal for the next of the plurality of edge detector cells, and the present cell signal from a last edge detector cell is provided to a first edge detector cell as the previous cell signal for the first edge detector cell.Type: GrantFiled: November 19, 2009Date of Patent: February 1, 2011Assignee: International Business Machines CorporationInventors: Jerry C Kao, Jente B Kuang, Alan J Drake, Gary D Carpenter, Fadi H Gebara
-
Patent number: 7859313Abstract: An edge-missing detector structure includes a first detector, a first delay unit, a first logic gate, a second detector, a second delay unit, and a second logic gate. After being input separately into the edge-missing detector structure, a first reference signal and a first clock signal are detected by the first and second detectors and then subjected to cycle suppression by the first and second logic gates, respectively, so as to generate a second reference signal and a second clock signal which present a phase difference less than 2?. Moreover, the edge-missing detector structure generates a compensative current corresponding to the number of occurrences of cycle suppression. Thus, a phase-locked loop (PLL) using the edge-missing detector structure can avoid cycle slip problems and achieve fast acquisition of phase lock.Type: GrantFiled: June 23, 2009Date of Patent: December 28, 2010Assignee: National Chip Implementation Center National Applied Research LaboratoriesInventors: Ting Hsu Chien, Chi Sheng Lin, Chin-Long Wey, Chun-Ming Huang, Ying-Zong Juang
-
Patent number: 7855582Abstract: A device and method for detecting timing of an edge of a signal with respect to a timing of a predefined edge of a periodic signal is provided, wherein the edge defines a state change between a first state and a second state of the signal, and wherein the device can include: a phase-shift element to shift the phase of the signal relative to the phase of the periodic signal by a phase shift value at which the state change can be sensed at a point in time determined by the timing of the predefined edge; and a detection element to detect the timing of the edge relative to the timing of the predefined edge on the basis of the phase shift value. The phase-shift element can be an adjustable delay element for delaying the signal by an adjustable delay value as a phase shift value.Type: GrantFiled: April 14, 2008Date of Patent: December 21, 2010Assignee: Atmel Automotive GmbHInventor: Stefan Schabel
-
Patent number: 7800434Abstract: A digital signal detector detects digital signals by only sensing the rising and falling edges of a received digital signal and latches the logic state between the detected edges. Such edges contain very high frequencies that are much higher than the fundamental frequency of the digital signal train. A small high pass filter filters out at least the DC component and the fundamental frequency of the received digital signal. A filtered edge appears as a spike that goes either positive or negative depending on whether the edge is a rising or falling edge. A memory element, such as comprising an RS flip flop, is triggered by the positive and negative spikes. A positive spike triggers the flip flop to output a logical one, and a negative spike triggers the latch to output a logical zero. In this way, the digital signal is recreated without the original digital signal itself being required to pass through the high pass filter.Type: GrantFiled: April 7, 2009Date of Patent: September 21, 2010Assignee: Micrel, Inc.Inventors: Thomas S. Wong, Vincent Stueve
-
Patent number: 7795921Abstract: A semiconductor integrated circuit includes a sampling unit, a delay unit, a first operating unit and a second operating unit. The sampling unit samples an input signal supplied from an external circuit in synchronization with a clock signal, and outputs the sampled input signal as a first signal. The delay unit delays the first signal in synchronization with the clock signal, and outputs the delayed first signal as a second signal. The first operating unit operates whether a signal level of the input signal is sustained equal to or longer than a predetermined period based on the first and second signals, and outputs an output signal in synchronization with the clock signal when the signal level of the input signal is sustained equal to or longer than the predetermined period. A signal level of the output signal is sustained equal to or longer than the predetermined period. The second operating unit asynchronously controls the sampling unit based on the input signal and the output signal.Type: GrantFiled: May 24, 2006Date of Patent: September 14, 2010Assignee: NEC Electronics CorporationInventor: Nobuyuki Tanaka
-
Patent number: 7782093Abstract: The invention relates to an edge transition detector, and a method of operating an edge transition detector. An integrated circuit includes an edge transition detector for producing an output signal at an output node in response to an input signal. The edge transition detector includes a switch coupled to the output node. The edge transition detector includes a logic device with a first input coupled to the input node and an output coupled to a control terminal of the switch to enable the switch to conduct, thereby effecting a transition of the output signal from a first logic level to a second logic level in response to the input signal. A feedback path is provided from the output node to a second input of the logic device to disable switch conductivity when the output signal completes the logic transition from the first logic level to the second logic level.Type: GrantFiled: May 23, 2007Date of Patent: August 24, 2010Assignee: Infineon Technologies AGInventor: Cyrille Dray
-
Patent number: 7759980Abstract: A circular edge detector on an integrated circuit including a plurality of edge detector cells, each of the plurality of edge detector cells having an input select block operable to receive a data signal and a previous cell signal and to generate a present cell signal, and a state capture block operably connected to receive the present cell signal. The present cell signal of each of the plurality of edge detector cells is provided to a next of the plurality of edge detector cells as the previous cell signal for the next of the plurality of edge detector cells, and the present cell signal from a last edge detector cell is provided to a first edge detector cell as the previous cell signal for the first edge detector cell.Type: GrantFiled: November 28, 2006Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Jerry C. Kao, Jente B. Kuang, Alan J. Drake, Gary D. Carpenter, Fadi H. Gebara
-
Patent number: 7746180Abstract: This invention relates to a phase-locked loop circuit and a data reproduction apparatus, which can reduce a processing time that is required for initial adjustment in the data reproduction apparatus. In a digital data reproduction apparatus having two control functions, i.e., phase and duty adjustments for binarized data, the phase comparison with one edge is performed only at the phase adjustment by means of a phase-locked loop circuit 33 having an edge switching means 4 which controls the phase comparator 1. The phase comparator 1 inputs the binarized and a bit synchronous clock, and switches the output between a comparison result with one edge, i.e., a rising edge or a falling edge of binarized data, and a comparison result with both edges.Type: GrantFiled: January 30, 2009Date of Patent: June 29, 2010Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinichi Yamane, Seiji Wantanabe
-
Patent number: 7733142Abstract: Consistent with an example embodiment, an edge-rate control circuit arrangement (300) for an I2C bus application comprises a first circuit stage (10, M1, M3), responsive to a state transition of a received signal. A second circuit stage (310, 25, 20, 35, 45, M4, ESD) is responsive to the state transition of the received signal and includes drive circuitry (M4) that is activated in response to the state transition of the received signal in order to provide an edge-transition signal for an I2C bus, and regulation circuitry (310, R1, R2, M0, M2) adapted to control the drive circuit and regulate a transition rate for the edge-transition signal, the transition rate being greater than a transition rate of the received signal at the first circuit stage and greater than a minimum and less than a maximum transition rate designated for communication on the I2C bus.Type: GrantFiled: February 24, 2006Date of Patent: June 8, 2010Assignee: NXP B.V.Inventors: Alma Anderson, Joseph Rutkowski, Dave Oehler
-
Publication number: 20100102854Abstract: A circular edge detector on an integrated circuit including a plurality of edge detector cells, each of the plurality of edge detector cells having an input select block operable to receive a data signal and a previous cell signal and to generate a present cell signal, and a state capture block operably connected to receive the present cell signal. The present cell signal of each of the plurality of edge detector cells is provided to a next of the plurality of edge detector cells as the previous cell signal for the next of the plurality of edge detector cells, and the present cell signal from a last edge detector cell is provided to a first edge detector cell as the previous cell signal for the first edge detector cell.Type: ApplicationFiled: November 19, 2009Publication date: April 29, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jerry C. Kao, Jente B. Kuang, Alan J. Drake, Gary D. Carpenter, Fadi H. Gebara
-
Patent number: 7576569Abstract: A circuit for dynamically monitoring the operation of an integrated circuit under differing temperature, frequency, and voltage (including localized noise and droop), and for detecting early life wear-out mechanisms (e.g., NBTI, hot electrons).Type: GrantFiled: October 13, 2006Date of Patent: August 18, 2009Assignee: International Business Machines CorporationInventors: Gary D. Carpenter, Alan J. Drake, Harmander S. Deogun, Michael S. Floyd, Norman K. James, Robert M. Senger
-
Publication number: 20090160488Abstract: In a test and debug system in which a plurality of modules under test have different operational rates, the system clock and the return clock signals from the modules lose synchronism. An error signal is produced when the clock signal makes a transition to a logic state that is the same logic state of the return clock signal of all of the modules. Apparatus is provided for generating logic signals when all of the return clock signals are in the same logic state. Two logic states are possible for all the return clock signals. A current state is latched until all the return clock signals are in the other state, at which time the second logic signal state is latched. The apparatus can be reset by an external signal.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Inventor: Gary L. Swoboda
-
Patent number: 7519789Abstract: A method for dynamically selecting a clock edge for recovering read data received from a slave at a master is provided that includes determining whether an internal clock signal is high when a first bit of read data is received at the master. One of a falling edge and a rising edge of the internal clock signal are selected for recovering the read data based on the determination of whether the internal clock signal is high when the first bit of read data is received at the master.Type: GrantFiled: January 20, 2005Date of Patent: April 14, 2009Assignee: National Semiconductor CorporationInventors: Robert L. Macomber, David J. Fensore
-
Patent number: 7501902Abstract: This invention relates to a phase-locked loop circuit and a data reproduction apparatus, which can reduce a processing time that is required for initial adjustment in the data reproduction apparatus. In a digital data reproduction apparatus having two control functions, i.e., phase and duty adjustments for binarized data, the phase comparison with one edge is performed only at the phase adjustment by means of a phase-locked loop circuit 33 having an edge switching means 4 which controls the phase comparator 1. The phase comparator 1 inputs the binarized and a bit synchronous clock, and switches the output between a comparison result with one edge, i.e., a rising edge or a falling edge of binarized data, and a comparison result with both edges.Type: GrantFiled: May 23, 2007Date of Patent: March 10, 2009Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinichi Yamane, Seiji Watanabe
-
Patent number: 7495490Abstract: An apparatus includes a first trigger, a second trigger, a pulse generator, and a control unit. The first trigger generates a first trigger signal and a first level signal; the second trigger generates a second trigger signal and a second level signal; the pulse generator generates a digital output signal according to the first and the second level signals; and the control unit outputs the first and the second control voltages according to the digital input signal and the digital output signal.Type: GrantFiled: February 13, 2007Date of Patent: February 24, 2009Assignee: Realtek Semiconductor Corp.Inventors: Tze-Chien Wang, Wen-Chi Wang
-
Publication number: 20080265946Abstract: An electric circuit (30) for generating a clock-sampling signal (CLK) for a sampling device (31) comprises a clock generator (1, 40, 50, 60) for generating a plurality of clock signals (21-24, 51-54, 61-64), a correlation device (L) for correlating a characteristic signal section (LE) of a digital signal (DS) with the plurality of clock signals (21, 22, 23, 24, 51-56, 61-64), and a selecting device (MX) for selecting one of the clock signals (21, 22, 23, 24, 51-55, 61-64) as the clock-sampling signal (CLK) for the sampling device (31) on the basis of the correlation by the correlation device (L). The clock signals (21-24, 51-54, 61-64) have the same cycle duration (T) and are phase-shifted with respect to each other. The sampling device (31) subsequently samples the digital signal (DS) with the clock-sampling signal (CLK).Type: ApplicationFiled: December 6, 2006Publication date: October 30, 2008Applicant: NXP B.V.Inventors: Robert Spindler, Roland Brandl, Ewald Bergler
-
Patent number: 7436919Abstract: Methods, devices and systems are provided for bit synchronizing multiple serial bitstreams (106) with a common clock signal (116). Activity occurring in each bitstream is detected (304) for each of a plurality of phases corresponding to cycles of the common clock signal. One of the plurality of phases is selected (308) for each of the serial bitstreams based upon the activity detected within the selected phase. Data is then extracted (322) from the selected phase for each of the serial bitstreams using the common clock signal to thereby bit synchronize each of the plurality of serial bitstreams to each other.Type: GrantFiled: April 1, 2005Date of Patent: October 14, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Mahibur Rahman, Emilio J. Quiroga
-
Patent number: 7432742Abstract: A system and method for detecting an edge of a data signal carried on an observability bus. In one embodiment, a first performance counter is connected to receive the data signal in order to assert a trigger signal in response to detecting an assertion of the data signal. A second performance counter is connected to receive the data signal and the trigger signal. The second performance counter detects the edge responsive to detecting the assertion of the data signal and a logic level in the trigger signal that is a complement to a logic level associated with the assertion of the signal.Type: GrantFiled: March 22, 2004Date of Patent: October 7, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventor: Tyler J. Johnson
-
Patent number: 7414438Abstract: The clock based voltage deviation detector of the present invention includes a pulse module, an indicator module and a correlation module. The pulse module generates a stream of reset pulses as a function of a clock signal. The indicator module generates a pass/fail indicator signal as a function of the reset pulse stream and a difference between an input signal and a reference voltage. The correlation module correlates an event (e.g., overvoltage or undervoltage) of the pass/fail indicator signal with a period of the clock signal at which the event occurred.Type: GrantFiled: March 17, 2004Date of Patent: August 19, 2008Assignee: Credence Systems CorporationInventors: Thomas Nulsen, Jose Rosado, Robert Glenn
-
Patent number: 7403044Abstract: Strobe signals are coupled to a phase detector which compares rising and falling edges of the respective strobe signals. If the phase detector determines that there is a mismatch, it outputs an UP or DOWN control signal to a control circuit. The control circuit then transmits the UP or DOWN control signal to edge adjusting circuits connected to each strobe and data stream between the flip flop and pre-driver. The edge adjusting then adds a delay to each respective strobe and data stream which incrementally compensates for the mismatch created by PVT variations. The process is repeated until the high and low data outputs are effectively matched, thereby maximizing the data eye.Type: GrantFiled: April 26, 2005Date of Patent: July 22, 2008Assignee: Micron Technology, Inc.Inventor: Seong-Hoon Lee
-
Publication number: 20080122490Abstract: A circular edge detector on an integrated circuit including a plurality of edge detector cells, each of the plurality of edge detector cells having an input select block operable to receive a data signal and a previous cell signal and to generate a present cell signal, and a state capture block operably connected to receive the present cell signal. The present cell signal of each of the plurality of edge detector cells is provided to a next of the plurality of edge detector cells as the previous cell signal for the next of the plurality of edge detector cells, and the present cell signal from a last edge detector cell is provided to a first edge detector cell as the previous cell signal for the first edge detector cell.Type: ApplicationFiled: November 28, 2006Publication date: May 29, 2008Inventors: Jerry C. Kao, Jente B. Kuang, Alan J. Drake, Gary D. Carpenter, Fadi H. Gebara
-
Patent number: 7362186Abstract: This invention relates to a phase-locked loop circuit and a data reproduction apparatus, which can reduce a processing time that is required for initial adjustment in the data reproduction apparatus. In a digital data reproduction apparatus having two control functions, i.e., phase and duty adjustments for binarized data, the phase comparison with one edge is performed only at the phase adjustment by means of a phase-locked loop circuit 33 having an edge switching means 4 which controls the phase comparator 1. The phase comparator 1 inputs the binarized and a bit synchronous clock, and switches the output between a comparison result with one edge, i.e., a rising edge or a falling edge of binarized data, and a comparison result with both edges.Type: GrantFiled: March 15, 2006Date of Patent: April 22, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinichi Yamane, Seiji Watanabe
-
Patent number: 7288969Abstract: A metastability filtering circuit comprising: a sampling circuit for sampling a first clock signal with a second clock signal to produce a sampled first clock signal, the first clock signal being synchronous to an interface between first and second systems; an edge detection circuit coupled to the sampling circuit for receiving the sampled first clock signal and for producing a rate adapted first clock signal; a delay circuit coupled to the edge detection circuit for receiving the rate adapted first clock signal and for producing first and second clock enable signals, the second clock enable signal being a delayed version of the first clock enable signal; and, a shift register clocked by the second clock signal and having first and second sequential registers enabled by the first and second clock enable signals, respectively, for receiving an input signal from the first system at the first register and providing a filtered output signal to the second system from the second register, wherein the filtered outpuType: GrantFiled: April 5, 2006Date of Patent: October 30, 2007Assignee: Alcatel LucentInventors: Todd Richard Sleigh, Steve Driediger
-
Patent number: 7242219Abstract: A circuit for a parity tree is disclosed. In one embodiment, a circuit for a parity tree includes a pull-up circuit, a pull-down circuit, and a cross-couple circuit. The circuit, an XOR/XNOR circuit, includes both an output node and an inverted output node. For a given set of input signals, a pull-up path exists through the cross-couple circuit for one of the output node and the inverted output node, and wherein a pull-down path exists through the cross-couple circuit for the other one of the output node and the inverted output node.Type: GrantFiled: September 8, 2005Date of Patent: July 10, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Eric W. Mahurin, Dimitry Patent
-
Patent number: 7129757Abstract: An apparatus and method is disclosed for programmable determination of frequency, phase, and jitter relationship of a first clock and a second clock in an electronic system. In a first, initialization, mode, a first register and a second register are initialized with a first bit pattern and a second bit pattern, respectively. In a second, normal, mode, the first clock is coupled to the first register and the second clock is coupled to the second register. A compare unit observes the bit patterns of the first and second registers and reports when one or more predetermined relationships between the first clock and the second clock occur.Type: GrantFiled: November 30, 2004Date of Patent: October 31, 2006Assignee: International Business Machines CorporationInventors: Charles Porter Geer, Robert Allen Shearer
-
Patent number: 7106116Abstract: A pulse duty deterioration detection circuit with a high monitoring precision is easily provided. The pulse duty deterioration detection circuit comprises a delay circuit comprised of a general-purpose gate circuit which generates a delayed synchronous to-be-monitored clock by delaying the to-be-monitored clock by a predetermined time, a latch circuit which detects based on the to-be-monitored clock and the delayed synchronous to-be-monitored clock that a value of a decrease in a pulse width to be determined by a pulse duty of the to-be-monitored clock becomes smaller than the predetermined time, and a flip-flop circuit which samples an output signal of the latch circuit based on the to-be-monitored clock.Type: GrantFiled: October 21, 2003Date of Patent: September 12, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshimi Yamada
-
Patent number: 7098715Abstract: A counter for synthesizing clock signals with minimal jitter analyzes an ongoing count to determine whether the rising edge of an output clock should be triggered by the rising edge or falling edge of an input clock signal and to further determine whether the falling edge of the output clock should be triggered by the rising or the falling edge of the falling edge of the input clock signal. The counter may be implemented as a M/N:D counter in which a phase accumulator is compared to predetermined values to select the rising and falling edges of the output clock signal. In a default condition, the rising and falling edges of the output clock signal are triggered by rising edges of the input clock signal. However, if the accumulated phase value is greater than or equal to M/2 and less than M, an overriding signal will trigger the rising edge of the output clock based on the falling edge of the previous input clock cycle.Type: GrantFiled: January 26, 2004Date of Patent: August 29, 2006Assignee: QUALCOMM IncorporatedInventor: Matthew L. Severson
-
Patent number: 7071748Abstract: A charge pump clock for a memory device wherein pump clock signals are generated at an adaptive rate. The circuit of the present invention generates clock edges at a minimum of TD seconds apart so long as address transitions do not exceed a pre-determined limit. However, if address changes are occurring more frequently than this limit, i.e., 1/(2*TD), then clock edges will be generated at a rate that is proportional to the rate of address changes, where TD is approximately half of the address period. Two logic rules are implemented in hardware or equivalent software to make the clock signal adjustments.Type: GrantFiled: April 26, 2004Date of Patent: July 4, 2006Assignee: Atmel CorporationInventor: Mathew T. Wich
-
Patent number: 7034622Abstract: This invention relates to a phase-locked loop circuit and a data reproduction apparatus, which can reduce a processing time that is required for initial adjustment in the data reproduction apparatus. In a digital data reproduction apparatus having two control functions, i.e., phase and duty adjustments for binarized data, the phase comparison with one edge is performed only at the phase adjustment by means of a phase-locked loop circuit 33 having an edge switching means 4 which controls the phase comparator 1. The phase comparator 1 inputs the binarized and a bit synchronous clock, and switches the output between a comparison result with one edge, i.e., a rising edge or a falling edge of binarized data, and a comparison result with both edges.Type: GrantFiled: June 30, 2004Date of Patent: April 25, 2006Assignee: Matsushita Electronic Industrial Co., Ltd.Inventors: Shinichi Yamane, Seiji Watanabe