Signal Or Phase Comparator Patents (Class 331/25)
-
Publication number: 20120154057Abstract: An oscillation circuit of a semiconductor apparatus includes a first level regulation unit configured to regulate an output voltage at an output node according to a difference between a reference voltage and the output voltage, and a second level regulation unit coupled between a power supply voltage terminal and a source voltage terminal.Type: ApplicationFiled: August 27, 2011Publication date: June 21, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Kwan Dong KIM
-
Patent number: 8193963Abstract: Methods and apparatuses for time to digital conversion (TDC) are disclosed. A timing circuit comprises a TDC circuit, a calibration module, and a correction module. The TDC circuit is configured to provide a timing signal indicative of a timing difference between edges of a periodic reference clock signal and a variable feedback signal. The TDC circuit is also configured to provide a delay signal that is variably delayed relative to the reference clock signal. The calibration module is configured to provide a calibration signal to increase and decrease a total delay of the TDC circuit based on a time delay of the calibration signal plus a time delay of a correction signal. The correction module, which is configured to receive the timing signal and provide the correction signal, minimizes harmonic spurs in a frequency response of the timing signal by operating at a frequency of the reference clock signal.Type: GrantFiled: September 2, 2010Date of Patent: June 5, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: You-Jen Wang, Shen-Iuan Liu, Feng-Wei Kuo, Chewn-Pu Jou, Fu-Lung Hsueh
-
Patent number: 8188795Abstract: In a synchronous reproduction signal processor, when a phase error between reproduction data and a clock is repeatedly detected such that a clock synchronized with a reproduction signal is generated based on the phase error, a filtering process unit (34) performs a filtering process which performs a weighed addition with respect to a phase error series prior to the current time from a phase error calculation unit (33) using, e.g., a FIR filter with a plurality of taps so as to generate a reference value under reduced influence of noise mixed in the phase error series by feedback correction. A cross detection unit (32) detects the timing with which the sampled reproduction data crosses the reference value generated by the filtering process unit (34). This allows effective use of the dynamic range of the feedbacked reference value without limiting it, and simultaneously achieves the enhancement of noise immunity.Type: GrantFiled: July 8, 2008Date of Patent: May 29, 2012Assignee: Panasonic CorporationInventors: Kouji Okamoto, Kouhei Nakata
-
Patent number: 8184762Abstract: A digital phase lock loop circuit provides an output with reduced jitter. The digital phase lock loop circuit includes a phase frequency detector that determines a phase difference between a feedback signal and a reference frequency signal to generate an error signal indicative of the phase difference. A numerically controlled oscillator generates a first oscillator output signal with a frequency proportional to the error signal and a second oscillator output signal indicative of jitter of the first oscillator output signal in reference to the reference frequency signal. A phase accuracy extender determines a delay amount from the second oscillator output signal and delays the first oscillator output signal by the delay amount to generate a phase-enhanced output signal with edges aligned with one of a plurality of reference clock signals.Type: GrantFiled: November 6, 2008Date of Patent: May 22, 2012Assignee: iWatt, Inc.Inventors: John W. Kesterson, Carrie Seim, Selcuk Sen, Xuecheng Jin
-
Patent number: 8183938Abstract: A method is provided for controlling a resonant circuit (1) of an ICPT system. The resonant circuit has a controlled variable reactance (2), and a predetermined perturbation is introduced in the magnitude of variable reactance. The change in a property of the resonant circuit in response to the perturbation is sensed, and the variable reactance is varied to alter the resonant frequency of the circuit in response to the sensed change.Type: GrantFiled: April 28, 2006Date of Patent: May 22, 2012Assignee: Auckland Uniservices LimitedInventors: John Talbot Boys, Grant Anthony Covic
-
Patent number: 8179163Abstract: Efficient techniques improve the linearity of a charge pump in fractional-N PLLs. A feedback clock pulse several VCO clock periods wide is formed and supplied to a phase frequency detector (PFD). The down pulse generated by the PFD is fixed to eliminate the nonlinearity associated with up and down current source mismatch. The up pulse is made to fall when the down pulse falls, that is, when the feedback clock pulse falls.Type: GrantFiled: March 25, 2010Date of Patent: May 15, 2012Assignee: Silicon Laboratories Inc.Inventor: Qicheng Yu
-
Patent number: 8174324Abstract: A digital phase detector includes a quantization unit that quantizes a frequency of a reference signal to generate reference delay information and reference integer phase information, and quantizes a frequency of an oscillation signal to generate oscillation delay information and oscillation integer phase information. A first conversion unit converts the frequency of the reference signal into reference frequency information based upon the reference delay information and the reference integer phase information. A second conversion unit converts the frequency of the oscillation signal into oscillation frequency information based upon the oscillation delay information and the oscillation integer phase information. A calculation unit converts the reference frequency information and the oscillation frequency information into first and second phase information, respectively, and outputs a digital phase difference between the first phase information and the second phase information.Type: GrantFiled: March 5, 2010Date of Patent: May 8, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Wook Kim, Hee-Mun Bang, Heung-Bae Lee
-
Patent number: 8164390Abstract: An integrated circuit has operational circuitry to perform an operation. An operational regulator regulates an operating condition of the operational circuitry. The operational regulator has a sample clock to generate a sample clock signal. The sample clock signal correlates to a manufacturing variation of the electronic circuitry. The operational regulator also includes a configurator to evaluate the sample clock signal and generate a configuration signal according to the evaluation. A controller is provided to receive the configuration signal and control an operating condition of the operational circuitry according to the configuration signal.Type: GrantFiled: March 14, 2008Date of Patent: April 24, 2012Assignees: Marvell International Ltd., Marvell Israel (MISL) Ltd.Inventors: Randall D. Briggs, Eran Maor, Walter Lee McNall, William B. Weiser, Haggai Telem
-
Patent number: 8154782Abstract: A method for generating a drive signal for a micro-electro-mechanical system (MEMS) scanner is provided. The method includes generating the drive signal for the MEMS scanner using a direct digital synthesis, numerically-controlled oscillator. For a particular embodiment, the drive signal is generated by receiving a summation of (i) an initial control word and (ii) an accumulated correction signal generated based on a comparison of a horizontal drive signal for the MEMS scanner and a horizontal sensor signal received from the MEMS scanner. The summation is added to a phase accumulator output, an address is extracted from the phase accumulator output, and a digital lookup table output is addressed based on the extracted address. The digital lookup table output is converted into an analog signal with a digital-to-analog converter, the analog signal is filtered to generate the drive signal, and the horizontal drive signal is generated based on the drive signal.Type: GrantFiled: October 1, 2008Date of Patent: April 10, 2012Assignee: Texas Instruments IncorporatedInventor: James Steven Brown
-
Patent number: 8154356Abstract: An oscillator is provided which comprises an array of capacitances. At least some capacitances in the array have different capacitance values.Type: GrantFiled: December 19, 2009Date of Patent: April 10, 2012Assignee: Infineon Technologies AGInventors: Hans Geltinger, Thomas Gustedt, Andreas Roithmeier, Thomas Mayer
-
Patent number: 8154351Abstract: A VCO in a phase-locked loop (PLL) is arranged to receive low-pass data via a first input and high-pass data at a second input. The first input is coupled to a first set of varactors in the VCO. The second input is coupled to a second set of varactors in the VCO. The controller sets the input voltage at the first input and directs a charge pump to operate in a tri-state mode that opens the feedback loop of the PLL. The controller applies different voltages via the second input and measures the change in output frequency. A present gain of the VCO is determined from the ratio of the change in frequency and the change in voltage at the second input.Type: GrantFiled: February 21, 2008Date of Patent: April 10, 2012Assignee: Skyworks Solutions, Inc.Inventor: Shahrzad Tadjpour
-
Publication number: 20120081185Abstract: A time-to-digital converter (TDC) with fine resolution of less than one inverter delay is described. In an exemplary design, the TDC includes first and second delay paths, a delay unit, and a phase computation unit. The first delay path receives a first input signal and a first reference signal and provides a first output. The second delay path receives a second input signal and a second reference signal and provides a second output. The delay unit delays the second input signal relative to the first input signal or delays the second reference signal relative to the first reference signal, e.g., by one half inverter delay. The phase computation unit receives the first and second outputs and provides a phase difference between the input signal and the reference signal. Calibration may be performed to obtain accurate timing for the first and second delay paths.Type: ApplicationFiled: December 12, 2011Publication date: April 5, 2012Applicant: QUALCOMM IncorporatedInventors: Kevin H. Wang, Saru Palakurty, Frederic Bossu
-
Patent number: 8143953Abstract: A self-trim circuit provides a technique to trim a CUT (circuit under trim) using a LSB offset to determine the best digital value to trim the CUT. The self-trim circuit is also used to self-test the digital and analog portions of the self-trim circuitry, whereby the existence of a digital stuck at fault condition is detected. A state machine controls a digital stack to couple digital trim data to the CUT and read the output of a comparator circuit that signifies when a proper digital trim value has been used. Thereafter the proper digital trim value is stored into a nonvolatile memory.Type: GrantFiled: June 3, 2009Date of Patent: March 27, 2012Assignee: Dialog Semiconductor GmbHInventors: Hans Martin von Staudt, Rolf Hülβ, Michael Keller, Helmut Burkhardt
-
Patent number: 8138798Abstract: In one embodiment, a circuit includes a first circuit input for receiving a first input signal having a first phase; a second circuit input for receiving a second input signal having a second phase; a circuit output for outputting a circuit output signal; a first mixer cell comprising a first mixer cell input, a second mixer cell input, and a first mixer cell output; and a second mixer cell comprising a third mixer cell input, a fourth mixer cell input, and a second mixer cell output. The first circuit input is connected to the first and second mixer cell inputs, the second circuit input is connected to the second and fourth mixer cell inputs, and the first and second mixer cell outputs are combined to provide the circuit output. The current of the circuit output signal is proportional to a phase offset between the first and second phases.Type: GrantFiled: July 29, 2009Date of Patent: March 20, 2012Assignee: Fujitsu LimitedInventors: Nikola Nedovic, H. Anders Kristensson, William W. Walker
-
Patent number: 8138841Abstract: A method and apparatus controlling the output phase of a VCO (Voltage Controlled Oscillator). The apparatus has a phase locked loop 20 having a first input 21 for receiving a reference signal and a second input 22 for receiving a feedback signal and the output for controlling of a VCO. A phase shifter 50 is provided on the feedback path between the VCO and the second input of the phase locked loop. The phase shifter is arranged for shifting the phase for feedback signal by controlled amount. The phase shifter may be a variable phase shifter for controlling and varying the amount by which the phase feedback signal is shifted.Type: GrantFiled: August 19, 2009Date of Patent: March 20, 2012Assignee: City University of Hong KongInventors: Kwun Chiu Wan, Quan Xue
-
Patent number: 8140039Abstract: The present invention relates to a quadrature divider which may be used in a phase locked loop or frequency synthesizer or with a single side band mixer. According to a preferred embodiment the divider takes a quadrature input and has a quadrature output. The divider has four analog mixers 1, 2, 3 and 4. The first two mixers 1, 2 take the in-phase quadrature input, while the second mixers 3, 4 take the quadrature-phase quadrature input. The outputs and feedback loops of the mixers are properly arranged such that the in-phase and quadrature-phase outputs of the divider have a determinisitic phase sequence relationship based on the phase sequence relationship of the corresponding quadrature inputs. Third order harmonics may be minimized or reduced by addition or subtraction of the mixer outputs. As the divider is able to take a quadrature input, there is no need for a dummy divider in the phase locked loop, thus saving space and power.Type: GrantFiled: September 10, 2007Date of Patent: March 20, 2012Assignee: The Hong Kong University of Science and TechnologyInventors: Howard Cam Luong, Hui Zheng
-
Patent number: 8134412Abstract: A digital apparatus for phase aligning output signals of a silicon device to an applied input clock signal in same device allows synchronization of data transfers between the device and another device such as a controller. It includes a digital or analog oscillator of higher frequencies than the applied clock and in multiples of powers 2n where n=1, 2, 4, etc., with provisions for synchronization and control by the applied input clock. The main oscillator frequency is subdivided to lower frequencies. An internally derived duplicate frequency clock is phase shifted by either 45 or 22.5 degrees. The system measure both a desired coarse delay, and a fine delay to be applied to the path to phase align the output signal to the phase of the applied input clock.Type: GrantFiled: September 8, 2009Date of Patent: March 13, 2012Assignee: Urenschi Assets Limited Liability CompanyInventor: Chris Karabatsos
-
Patent number: 8134886Abstract: Control signal oscillation filtering circuits, delay locked loops, clock synchronization methods and devices and systems incorporating the control signal oscillation filtering circuits are described. An oscillation filtering circuit includes a first oscillation filter configured to filter oscillations and a majority filter configured to average filter an output of a phase detector and generate in response thereto control signals to an adjustable delay line.Type: GrantFiled: June 13, 2011Date of Patent: March 13, 2012Assignee: Micron Technology, Inc.Inventor: Yantao Ma
-
Patent number: 8130892Abstract: In an ADPLL frequency synthesizer where a frequency control word is changed from FCW0 to FCW2, a control sensitivity estimation section firstly measures oscillatory frequencies f1L and f1H obtained, respectively, when frequency control words FCW1L and FCW1H being used as dummies are set, and then measures an oscillatory frequency f2 obtained when a frequency control word FCW2 is set. Thereafter, based on values of the oscillatory frequencies f1L, f1H and f2, the control sensitivity estimation section calculates a control sensitivity KDCO2 obtained when the frequency control word FCW2 is set. Based on a value of the control sensitivity KDCO2, the loop filter determines values of filter coefficients ?2 and ?2 so as to be equal to a natural frequency ?n and a damping factor ?, respectively, both of which have been previously designed.Type: GrantFiled: July 11, 2008Date of Patent: March 6, 2012Assignee: Panasonic CorporationInventor: Kenji Takahashi
-
Publication number: 20120038426Abstract: There is provided a PLL frequency synthesizer including a phase comparing unit, a current pulse signal generating unit, an converting unit which converts the current pulse signal from the current pulse signal generating unit into a voltage signal, an outputting unit which outputs a signal of an oscillation frequency matching the voltage signal from the converting unit, a divider which divides an output from the outputting unit by a division ratio matching a division ratio control signal to output as the division signal, a division ratio control signal generating unit which generates the division ratio control signal based on division ratio data for fractional-N, and the phase error compensation signal generating unit which generates at least two items of phase error compensation data from the division ratio data, and generates the phase error compensation signal utilizing the at least two generated items of phase error compensation data at different timings.Type: ApplicationFiled: August 4, 2011Publication date: February 16, 2012Inventors: Masahisa TAMURA, Tatsuo Maeda
-
Patent number: 8111106Abstract: Some embodiments of the present invention may include a DPLL circuit comprising a firmware. The firmware may comprise a re-sampled NCO phase detector capable of receiving a reference clock timing signal and a VCXO clock timing signal. The re-sampled NCO phase detector may comprise a resampler capable of receiving phase output and the VCXO clock timing signal and resampling the phase output; and a subtractor capable of receiving the resampled phase output and subtracting the resampled phase output from a calculated mean value of the phase output. The firmware may further comprise a frequency detector capable of receiving the reference clock timing signal and the VCXO clock timing signal; and a multiplexer capable of switching between the re-sampled NCO phase detector and the frequency detector dependent upon a frequency lock status.Type: GrantFiled: March 2, 2010Date of Patent: February 7, 2012Assignee: Cisco Technology, Inc.Inventors: Leo Montreuil, Larry Stephen McKinney, Jiening Ao, Joel Paul Jenkins
-
Publication number: 20120025918Abstract: An exemplary calibration apparatus for calibrating timing mismatch of an edge rotator operating on multiple phases of an oscillator includes a capturing block arranged to capture phase error samples, and a calibrating block arranged to adjust timing of said edge rotator according to said phase error samples. An exemplary calibration method for calibrating timing mismatch of an edge rotator operating on multiple phases of an oscillator includes the following steps: capturing phase error samples, and adjusting timing of said edge rotator according to said phase error samples.Type: ApplicationFiled: June 28, 2011Publication date: February 2, 2012Inventors: Chi-Hsueh Wang, Robert Bogdan Staszewski
-
Patent number: 8102158Abstract: A phase synchronization circuit comprising: a charging/discharging-circuit to charge/discharge a capacitor in accordance with a drive-signal, charging and/or discharging current-values of the capacitor being settable; an oscillation-circuit to output an oscillation-signal having a frequency corresponding to a charging-voltage; a drive-circuit to output as the drive-signal a first drive-signal for matching charging and discharging periods when a phase-difference and the oscillation-signal is smaller than a predetermined phase-difference and reducing the phase-difference when the phase-difference is greater than the predetermined phase-difference; and a setting-circuit to receive setting-data for setting the charging and/or discharging current-values, hold the setting-data, and set the charging and/or discharging current-values, based on the setting-data, the drive-circuit outputting as the drive-signal a second drive-signal for matching charging and discharging periods, when receiving an adjustment-instructionType: GrantFiled: March 25, 2009Date of Patent: January 24, 2012Assignees: Semiconductor Components Industries, LLC, Sanyo Semiconductor Co., Ltd.Inventors: Fusae Sekine, Naoyuki Ogino
-
Patent number: 8098085Abstract: A time-to-digital converter (TDC) with fine resolution of less than one inverter delay is described. In an exemplary design, the TDC includes first and second delay paths, a delay unit, and a phase computation unit. The first delay path receives a first input signal and a first reference signal and provides a first output. The second delay path receives a second input signal and a second reference signal and provides a second output. The delay unit delays the second input signal relative to the first input signal or delays the second reference signal relative to the first reference signal, e.g., by one half inverter delay. The phase computation unit receives the first and second outputs and provides a phase difference between the input signal and the reference signal. Calibration may be performed to obtain accurate timing for the first and second delay paths.Type: GrantFiled: May 6, 2009Date of Patent: January 17, 2012Assignee: QUALCOMM IncorporatedInventors: Kevin H. Wang, Saru Palakurty, Frederic Bossu
-
Patent number: 8095818Abstract: An apparatus for on-demand power management including a system controller, a clock domain manager coupled to the system controller and a power distribution manager coupled to the system controller. The system controller monitors a processing demand in a processing system. The clock domain manager provides one or more clock frequencies and, in response to the processing demand, switches between a first set of clock frequencies and a second set of clock frequencies without halting the processing system. The power distribution manager provides one or more operating voltages and, in response to the processing demand, switches between a first set of voltages and a second set of voltages without halting the processing system.Type: GrantFiled: May 23, 2008Date of Patent: January 10, 2012Assignee: Packet DigitalInventors: Joel A. Jorgenson, Divyata Kakumanu, Brian M. Morlock
-
Patent number: 8089317Abstract: A phase-locked loop circuit includes a phase detection unit, a loop filter unit including a series circuit of a resistor and a capacitor, first and second pulse-current output units which supply differential and single-end pulse currents corresponding to phase information to the resistor and capacitor, an oscillating unit which varies an oscillation frequency in accordance with a voltage generated at the resistor and capacitor, and a calibration unit which obtains information of an oscillation gain in actual operation and corrects an operation of the oscillating unit on the basis of a difference between the oscillation gain in actual operation and a target oscillation gain. The oscillation gain in actual operation represents a characteristic of oscillation frequency versus input signal of the oscillating unit and is obtained using predetermined oscillation control signals on the basis of a difference between actual oscillation frequencies under the oscillation control signals.Type: GrantFiled: July 21, 2009Date of Patent: January 3, 2012Assignee: Sony CorporationInventors: Tetsuya Fujiwara, Yosuke Ueno
-
Patent number: 8081013Abstract: A method for digital phase detection, comprises the steps of: providing a reference clock; receiving a feedback clock; determining a timing difference between the reference clock and the feedback clock; determining a polarity that indicates the leading or lagging relationship between the reference clock and the feedback clock; adaptively selecting one of at least two operating modes for generating a quantized level indicative of the timing difference, wherein in a first operating mode the quantized level is a constant maximum value and wherein in a second operating mode the quantized level is proportional to the timing difference; and generating a digital phase detection output as a combination of the polarity and the quantized level.Type: GrantFiled: July 13, 2010Date of Patent: December 20, 2011Assignee: Amlogic Co., Ltd.Inventors: Weicheng Zhang, Ming Shi, Wei-Hua Zou, Shu-Sun Yu, Chieh-Yuan Chao
-
Patent number: 8076978Abstract: In an embodiment, a circuit comprising an oscillator is provided. The oscillator is controlled based on a feedback value and an input reference value. The feedback value or the reference value or both are generated using noise shaping.Type: GrantFiled: November 13, 2008Date of Patent: December 13, 2011Assignee: Infineon Technologies AGInventors: Nicola Da Dalt, Edwin Thaller
-
Patent number: 8076979Abstract: A lock detector circuit for detecting a lock condition between a reference signal and a feedback signal includes a first counter for outputting a first counter value indicative of a number of clock cycles of the reference signal, and a second counter for outputting a second counter value indicative of a number of clock cycles of the feedback signal. An asynchronous comparator receives the first and second counter values and provides an output signal having a pulse width that is proportional to the difference between the first and second counter values. A pulse width detector receives the comparator output signal and produces an output signal that is indicative of the relationship between the pulse width of the comparator output signal and a predetermined threshold value. A state machine controls the state of at least one lock indication signal according to the pulse width detector output signal.Type: GrantFiled: April 2, 2009Date of Patent: December 13, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Manan Kathuria, Kumar Abhishek, Suhas Chakravarty, Suri Roopak
-
Publication number: 20110285331Abstract: With an oscillator circuit with a frequency sweep function, a first counter counts a reference clock for a number of counts that corresponds to a digital first setting signal, and generates a first count completion signal which is asserted on completion of the count. A D/A converter converts a digital second setting signal into an analog control voltage. A VCO oscillates with a frequency according to the control voltage. When the first count completion signal is asserted, the VCO is reset. An output combining unit receives the output signal of the VCO, generates the output signal of the oscillator circuit, and generates the first setting signal and the second setting signal.Type: ApplicationFiled: August 9, 2010Publication date: November 24, 2011Applicant: ROHM CO., LTD.Inventor: Hisashi Sugie
-
Patent number: 8058917Abstract: Disclosed herein are techniques, systems, and methods relating to compensation of phase disturbances of a phase lock-loop during power ramp up or down of a power amplifier. More specifically, a phase lock-loop is described that is able to switch between type I and type II PLL modes depending on the power state of the power amplifier without introducing additional disturbances.Type: GrantFiled: June 12, 2009Date of Patent: November 15, 2011Assignee: Infineon Technologies AGInventors: Thomas Mayer, Rainer Kreienkamp, Jens Kissing
-
Patent number: 8058915Abstract: A digital phase-locked loop and a digital phase-frequency detector thereof are provided. The digital PFD includes a divisor switch unit, a low-resolution phase-error detecting unit, an accumulating unit, a high-resolution phase-error detecting unit, a constant unit, and a selector. The divisor switch unit receives and removes partial pulses of a feedback signal for obtaining a feedback clock. The low-resolution phase-error detecting unit detects phase error between a reference signal and the feedback clock to obtain a phase-error pulse width. The accumulating unit accumulates the feedback signal during the phase-error pulse width for obtaining an output selection signal. The high-resolution phase-error detecting unit detects phase error between the reference signal and the feedback signal to obtain a phase-error value. The constant unit provides at least one constant value. The selector selects and outputs one of the phase-error value and the constant value according to the output selection signal.Type: GrantFiled: August 30, 2009Date of Patent: November 15, 2011Assignee: Industrial Technology Research InstituteInventors: Huan-Ke Chiu, Tzu-Chan Chueh
-
Patent number: 8049569Abstract: A clock generation circuit is provided for improving the accuracy of a low power oscillator circuit contained therein. The clock generation circuit includes a crystal-less oscillator having at least two distinct frequency modes, including a low frequency mode and a high frequency mode. In some cases, the crystal-less oscillator may be adapted to generate a first clock frequency with relatively high accuracy and a second clock frequency with relatively low accuracy. A calibration and control circuit is included within the clock generation circuit for increasing the accuracy of the second clock frequency. In particular, the calibration and control circuit increases accuracy by using the first clock frequency to calibrate the second clock frequency generated by the same crystal-less oscillator. A system comprising the clock generation circuit and methods for operating a crystal-less oscillator having at least two distinct frequency modes are also provided herein.Type: GrantFiled: September 5, 2007Date of Patent: November 1, 2011Assignee: Cypress Semiconductor CorporationInventors: David G. Wright, Timothy J. Williams
-
Patent number: 8044724Abstract: The subject innovation relates to systems and/or methodologies for generating a low jitter large frequency tuning LC-based phase-locked loop circuit for multi-speed clocking applications. In addition to a plurality of noise reduction features, the phase-locked loop includes programmable charge pump and loop filter that enable a wide loop bandwidth, a programmable VCO that enables a wide VCO frequency range and a per lane clock divider that further enables a wide PLL frequency range. Furthermore, an auto-calibration circuit ensures that the VCO included in the PLL receives the optimum current for noise reduction across the VCO frequency range.Type: GrantFiled: April 27, 2009Date of Patent: October 25, 2011Assignee: MoSys, Inc.Inventors: Chethan Rao, Alvin Wang, Shaishav Desai
-
Patent number: 8045937Abstract: A feedback loop is used to determine phase distortion created in a signal by directly extracting the phase distortion information from a feedback signal using original frequency modulation information.Type: GrantFiled: October 14, 2008Date of Patent: October 25, 2011Assignee: Infineon Technologies AGInventors: Thomas Mayer, Nick Shute
-
Publication number: 20110254634Abstract: A high-accuracy oscillator obtains initial control bits to generate an initial signal and generates adjacent control bits to generate an adjusted signal from the oscillator based on the adjacent control bits. Characteristics of the initial signal and the adjacent signal are compared to a preset value to determine which of the initial signal and the adjusted signal is closer to a target signal. The closer of the initial signal and the adjusted signal to the target signal is output from the oscillator.Type: ApplicationFiled: March 23, 2011Publication date: October 20, 2011Inventor: Zhou PENG
-
Patent number: 8040193Abstract: An oscillation tuning circuit is provided and includes a first circuit. The first circuit receives an input data stream with a known time interval, producing a first output signal having a first period, determines a first error signal representing a difference between the known time interval and a measured duration of the known time interval, determines a reference error signal according to a predetermined multiple of the first period, and adjusts the first period according to the first error signal and the reference error signal, wherein the known time interval is associated with a period between a first occurrence of and a second occurrence of a predetermined bit pattern in the input data stream.Type: GrantFiled: July 18, 2008Date of Patent: October 18, 2011Assignee: Holtek Semiconductor Inc.Inventor: Chih-Wei Yang
-
Patent number: 8035451Abstract: A difference between a reference clock and feedback clock is detected to generate a difference signal that is filtered to generate a voltage controlled oscillator control signal and produce an oscillation signal having an oscillation frequency. A first frequency dividing circuit divides the oscillation signal by a selected one of a number of first frequency divisors to generate an output signal at a selected frequency. A second frequency dividing circuit divides the output signal by a selected one of a number of second frequency divisors to generate the feedback clock. The frequency divisors are selected by a frequency selection signal. The first frequency dividing circuit samples the frequency selection signal at the rate of the oscillation signal divided by a least common multiple of the plurality of first frequency divisors. The second frequency dividing circuit samples the sampled frequency selection signal at the rate of the feedback clock.Type: GrantFiled: December 11, 2009Date of Patent: October 11, 2011Assignee: STMicroelectronics Pvt. Ltd.Inventor: Anand Kumar
-
Patent number: 8031015Abstract: A PLL circuit is disclosed that comprises a controlling unit that switches at a predetermined timing to enable/disable the phase difference signal supplied from the phase comparator to the low pass filter; and a resistor element that is disposed between a predetermined potential and a signal line for supplying the phase difference signal from the phase comparator to the low pass filter, when the phase difference signal is enabled, the oscillation circuit performing oscillation operation based on the voltage signal corresponding to the phase difference signal, when the phase difference signal is disabled, the low pass filter being supplied with the predetermined potential through the resistor element to allow the oscillation circuit to perform oscillation operation based on the voltage signal generated depending on the supplied predetermined potential.Type: GrantFiled: February 14, 2005Date of Patent: October 4, 2011Assignee: Sanyo Electric Co., Ltd.Inventors: Syuji Kimura, Takashi Hashizume
-
Patent number: 8031009Abstract: A frequency calibration loop circuit having a pre-set frequency channel word (FCW) command value, a bit inputted to obtain a target frequency in an oscillator and a pre-set minimum division ratio n (n is a constant) of a programmable divider, includes: an oscillator adjusting an oscillation frequency of an oscillation signal according to a control value; a programmable divider dividing the oscillation signal according to a division ratio to output a divided signal; a counter counting the number of clocks of the divided signal for one cycle of a reference signal to output a count value; and a frequency detector obtaining the control value by subtracting the count value from a reference comparison value, wherein the reference comparison value is obtained by dividing a Frequency Channel Word (FCW) command value by a minimum division ratio of the programmable divider.Type: GrantFiled: October 16, 2009Date of Patent: October 4, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Byung Hun Min, Ja Yol Lee, Seong Do Kim, Cheon Soo Kim, Hyun Kyu Yu
-
Patent number: 8031007Abstract: An error predict code is added into a cycle signal for raising precision of an output signal of a time-to-digital (TDC) decoder. A cyclic TDC (CTDC) is specifically designed within a phase-frequency detector (PFD)/CTDC module of an all-digital phase-locked loop (ADPLL) for enhancing loop bandwidth calibration of the ADPLL. A calibration method is used on the PFD/CTDC module for enhancing the loop bandwidth calibration of the ADPLL as well.Type: GrantFiled: September 23, 2008Date of Patent: October 4, 2011Assignee: Mediatek Inc.Inventors: Hsiang-Hui Chang, Bing-Yu Hsieh, Jing-Hong Conan Zhan
-
Patent number: 8031008Abstract: A phase locked loop (PLL) with a loop bandwidth calibration circuit is provided. The mixed-mode PLL comprises an analog phase correction path, a digital frequency correction path, a calibration current source, and a loop bandwidth calibration circuit. The analog phase correction path comprises a linear phase correction unit (LPCU). The digital frequency correction path comprises a digital integral path circuit. The calibration current source is coupled to the LPCU. The loop bandwidth calibration circuit is coupled to a frequency divider and coupled between the input and output of the PLL. The loop bandwidth calibration circuit operates after the calibration current source injects a calibration current into the LPCU.Type: GrantFiled: April 21, 2009Date of Patent: October 4, 2011Assignee: Mediatek Inc.Inventors: Ping-Ying Wang, Bing-Yu Hsieh, Ling-Wei Ke, Tai Yuan Yu
-
Patent number: 8022782Abstract: A two-point phase modulator and a method of calibrating conversion gain of the same are provided. The two-point phase modulator locks an output frequency signal by charging and pumping charge in a phase-locked loop (PLL) circuit at the beginning of operation, opens a loop of the PLL circuit for a period of time, and applies a step signal, thus calibrating conversion gain of a modulation signal that controls the output frequency signal. Thus, the conversion gain may be accurately calibrated by the calibration operation at one time.Type: GrantFiled: September 11, 2009Date of Patent: September 20, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Hyung-Ki Ahn
-
Patent number: 8022775Abstract: Systems and methods for maintaining a drive signal to a resonant circuit at a resonant frequency are provided. A system for maintaining a drive signal to a resonant circuit at a resonant frequency can include: an oscillator configured to provide an output to a phase comparator and a drive circuit, the drive circuit configured to provide a drive signal to a resonant circuit; a phase detector configured to receive a filtered version of the drive signal from the resonant circuit and provide a phase-indicating signal to the phase comparator; and the phase comparator, wherein the phase comparator is configured to provide a signal based on the phase difference between the oscillator output and the phase-indicating signal, wherein the signal from the phase comparator is used to control the frequency of the oscillator such that the phase difference converges to a fixed value.Type: GrantFiled: October 8, 2009Date of Patent: September 20, 2011Assignee: Etymotic Research, Inc.Inventors: Stephen Drake Julstrom, Timothy Scott Monroe
-
Patent number: 8014486Abstract: Methods and systems of generating a frequency switching local oscillator signal are disclosed. One method includes generating a reference clock signal, and clocking a counter with the reference clock signal. The counter controls selection of a one of a plurality of analog values stored in at least one of a plurality of periodic signal generators. The frequency switching local oscillator signal is generated by selecting an output of a one of the plurality of periodic signal generators.Type: GrantFiled: March 27, 2008Date of Patent: September 6, 2011Assignee: NDSSI Holdings, LLCInventor: Adam L. Schwartz
-
Patent number: 8010072Abstract: A technique for improving frequency synthesizer performance by frequency-compensating charge pump current in order to maintain a consistent loop bandwidth over a wide operating frequency range is described. A relationship between the capacitance value associated with a voltage controlled oscillator resonant tank and the magnitude of current pulses in a related charge pump is exploited to bound the loop bandwidth of the frequency synthesizer over both operating frequency and process variation. A control state machine generates digital coarse tune values that dynamically select a capacitance for the resonant tank, such that the voltage controlled oscillator operates within an optimal control voltage range. Each dynamically selected capacitance value is then used to determine the magnitude of current pulses in the charge pump.Type: GrantFiled: June 18, 2008Date of Patent: August 30, 2011Assignee: Atheros Communications, Inc.Inventor: Lalitkumar Nathawad
-
Patent number: 8008979Abstract: A frequency synthesizer (100) can selectively set an output band of VCO, and consumes less power. The frequency synthesizer (100) has a frequency converting circuit (110) that has a mixer (111) and a frequency divider (112) connected with each other in parallel. The frequency synthesizer (100) uses the frequency divider (112) upon frequency band selection in VCO (101) and uses the mixer (111) upon transmission.Type: GrantFiled: September 24, 2009Date of Patent: August 30, 2011Assignee: Panasonic CorporationInventor: Shunsuke Hirano
-
Patent number: 7999623Abstract: A method for reducing a phase noise in a digital fractional-N phase lock loop (PLL) is disclosed. The method comprises: quantifying a time difference between a reference clock and a feedback clock into a time difference signal; generating a residual error signal according to the time difference signal and an instantaneous error signal; filtering the residual error signal to generate a control code; controlling an oscillator using the control code to generate an output clock; receiving a fractional number between 0 and 1 to generate the instantaneous error signal; and dividing down the output clock by a divisor value according to the fractional number.Type: GrantFiled: May 13, 2009Date of Patent: August 16, 2011Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8000162Abstract: A voltage-controlled oscillator comprises a first oscillator and a second oscillator. The first oscillator may generate a plurality of intermediate clock signals at a plurality of first nodes, multiply connected to a plurality of first ring shape circuits, in response to a control voltage. The plurality of intermediate clock signals may have a different phase from each other and a same phase difference with each other. The second oscillator may generate a plurality of output clock signals at a plurality of second nodes, multiply connected to a plurality of second ring shape circuits, by changing a voltage level of the intermediate clock signals. The plurality of second ring shape circuits may pass the plurality of first nodes.Type: GrantFiled: November 9, 2009Date of Patent: August 16, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Chan-Kyung Kim
-
Patent number: 7999624Abstract: A source of radiation comprises a first low frequency oscillator 200 for providing a reference signal and a plurality of phase shifters 210a, 210b, 210c coupled to the first oscillator. In addition there are a plurality of phase locked loops 230a, 230b, 230c, each phase locked loop having a respective Voltage Controlled Oscillator (VCO) 240a, 240b, 240c for outputting a signal. Each phased locked loop is coupled to a respective one of the phase shifters, so that in use each VCO is phase locked to a reference signal which has been phase shifted by a respective one of the phase shifters. In this way the phase of the radiation output by each VCO may be controlled indirectly by controlling the phase shift of the reference signal. In a preferred embodiment the phase shifters are adjustable to shift the phase by an adjustable amount.Type: GrantFiled: April 24, 2007Date of Patent: August 16, 2011Assignee: City University of Hong KongInventors: Kwun Chiu Wan, Quan Xue