Programmable (e.g., With Mechanical Or Electromechanical Switch Means For Selecting The Count Patents (Class 377/110)
-
Patent number: 4525851Abstract: A frequency generator circuit which provides an output signal which is both synchronous with and proportional in frequency to a clock signal of predetermined frequency in response to an input control signal is provided. A frequency divider portion couples a clock signal of divided frequencies to predetermined control electrodes of series-connected switches which selectively couple an output node to a reference voltage node. A decode portion selectively bypasses predetermined switches in response to the input control signal to selectively couple the reference node to the output node. A latch is coupled to the output node to hold the decoded output signal at a predetermined logic level for a predetermined amount of time.Type: GrantFiled: June 6, 1983Date of Patent: June 25, 1985Assignee: Motorola Inc.Inventors: Philip S. Smith, Michael G. Gallup
-
Patent number: 4517681Abstract: A digital timing unit for timing a data processing system or units thereof, wherein the output signals of a shift register are applied to a plurality of EXCLUSIVE OR gates (G.sub.1) . . . (G.sub.n). The shift register is activated from a known state so that an electric transition signal is shifted through the register cells. A timing cycle is thus defined which is utilized to set the register in a second known state. Feedback and control logic are provided for activating the register independently of its state and keeping it in the state occurring at the end of a timing cycle until a new start signal is received. Shifting of the register is caused by timing pulses generated by an oscillator (1). The timing signals generated by the timing unit and present on the output terminals of the EXCLUSIVE OR may be modified, as to the length, by changing the oscillator period and/or the connection between the EXCLUSIVE OR inputs and the outputs of the shift register.Type: GrantFiled: March 14, 1983Date of Patent: May 14, 1985Assignee: Honeywell Information Systems Inc.Inventors: Calogero Mantellina, Daniele Zanzottera
-
Patent number: 4516251Abstract: A prescaler circuit which provides an output signal which is synchronous with and proportional in frequency to a clock signal is provided. A counter portion counts a predetermined number of cycles of the clock signal and provides a plurality of count signals after a predetermined number of clock signal cycles. A decoder portion is coupled to the counter portion and couples a reference voltage node to a decoder output in response to both an input control signal and the count signals. A latch portion is coupled to the decoder portion for holding the decoder output, and a delay portion is utilized to provide the scaled output signal after a predetermined amount of time delay. The prescaler utilizes both odd and even scaling factors.Type: GrantFiled: June 6, 1983Date of Patent: May 7, 1985Assignee: Motorola, Inc.Inventor: Michael G. Gallup
-
Patent number: 4495630Abstract: The divider is formed by a dividing counter 7 to which an input pulse train is fed via an OR gate 3. The counter 7 has a fixed division ratio and the OR gate is controlled by a logic circuit which receives control pulses and controls the OR gate to remove one pulse from the input pulse train for each control pulse in order to change the overall division ratio of the divider. The invention is particularly suitable as an adjustable ratio divider for use in frequency synthesizers.Type: GrantFiled: December 7, 1981Date of Patent: January 22, 1985Assignee: Plessey Overseas LimitedInventors: Norman C. Thompson, Steven J. Poole
-
Patent number: 4473885Abstract: A frequency dividing ratio setting device capable of successively changing the frequency dividing ratio of a programmable counter and further changing the changed portion of the frequency dividing ratio is provided. The device comprises a circuit for generating a pulse signal corresponding to predetermined data, an adder-subtracter having first and second input terminals and adding or subtracting data supplied to first and second input terminals thereof, said first input terminal being connected to the output terminal of the pulse signal generating circuit, and a shift register to which an output signal is supplied from the adder-subtracter and supplying an input signal to a program terminal of the programmable counter and to the second input terminal of the adder-subtracter.Type: GrantFiled: May 28, 1981Date of Patent: September 25, 1984Assignee: Tokyo Shibaura Denki Kabushiki KaishaInventors: Nobuyuki Kamimaru, Hiroaki Suzuki
-
Patent number: 4472820Abstract: In a transceiver, a synthesizer includes a multiposition switch which accesses various addressable memory locations in a programmable read-only memory (PROM), where the appropriate divisors are stored to cause tuning of the synthesizer to the appropriate communication channel. A zone selector switch enables grouping and easy retrievability of channels. The divisors are supplied to a single synchronous binary swallow counter which works in conjunction with a dual modulus prescaler to monitor the frequency output of the voltage controlled oscillator. In the swallow counting device, two latches receive divisor related information supplied by the PROM. When the sampled state of a single up counter reaches a first latched number, the prescaler changes the modulus. Synchronous counting then continues, without reprogramming new values. When the up counter reaches a second latched number, a predetermined frequency ratio has been achieved, and the counter is reset.Type: GrantFiled: April 6, 1981Date of Patent: September 18, 1984Assignee: Motorola, Inc.Inventor: Jaime A. Borras
-
Patent number: 4471310Abstract: A pulse generator circuit provides output pulses that vary in frequency in accordance with a digital input word. An external source frequency produces a predetermined number of pulses over a fixed time interval with the pulse generator circuit selecting the desired number of pulses from those in this interval to provide at its output. Any number of the pulses between zero and the total number in the interval may be selected. To assure their distribution over the interval, the pulses are arranged to occur in sets with the pulses of a given set occurring in the middle of the pulses of another set in order to prevent the bunching of selected pulses into any part of the interval. The sum of the pulses in the combined sets then provides in accordance with the digital input word the desired frequency which ranges up to and includes the source frequency.Type: GrantFiled: January 4, 1982Date of Patent: September 11, 1984Assignee: AT&T Bell LaboratoriesInventor: Osman M. Yenisey
-
Patent number: 4464586Abstract: A digital signal bypass circuit including a two terminal clock input for supplying a clock input signal with a predetermined first frequency. A divide-by-two squaring circuit is also provided which is input for synchronously translating the clock input signal into an output signal having a frequency one-half of the predetermined first frequency. A bypass circuit is provided which is connected to the clock input and responsive to the clock input signal applied thereto, the bypass circuit being operative to disable the divide-by-two squaring circuit so that the output signal has a frequency equal to the predetermined first frequency.Type: GrantFiled: May 10, 1982Date of Patent: August 7, 1984Assignee: Rockwell International CorporationInventor: Jerrold V. Henning
-
Patent number: 4443887Abstract: A frequency-dividing circuit comprises an asynchronous counter having a plurality of one-half frequency-dividers connected in series in a plurality of stages in which a master clock signal is applied to an input terminal of the initial stage, for asynchronously producing output signals of each of the one-half frequency-dividers, where the asynchronous counter is set with a preset data n (n is an integer) which is preset according to a desired frequency-dividing ratio when a load pulse is applied, a coincidence detection circuit for detecting the coincidence of a plurality of outputs supplied from the asynchronous counter, and a frequency-divided output signal and load pulse generation circuit supplied with the master clock signal and an output signal of the coincidence detection circuit, for generating a frequency-divided output signal and a load pulse. The frequency-divided output signal and load pulse generation circuit supplies a load pulse to the asynchronous counter.Type: GrantFiled: June 12, 1981Date of Patent: April 17, 1984Assignee: Victor Company of Japan, Ltd.Inventor: Takami Shiramizu
-
Patent number: 4442748Abstract: A frequency divider which divides clock pulses to obtain the clock frequency of a desired dividing ratio comprises a binary counter, cycle data forming circuit and inhibit circuit to which the dividing ratio is fed in the form of the dividing ratio data.The counter counts the clock pulses, and the cycle data forming circuit converts the count value of the binary counter to a cycle data in which a certain single bit only becomes a logical state "1" and the rest of the bits are a state "0". The bit which becomes "1" in the cycle data is uniquely determined by the count value. Further, each bit of the cycle data becomes "1" in proportion to the weight of the each bit. With the cycle data being thus formed, the dividing ratio data is simplified.The inhibit circuit receives the cycle data and the dividing ratio data to suspend the counting operation of the binary count if the bit of the dividing ratio data corresponding to the bit of the cycle data whose state is "1" is also "1".Type: GrantFiled: June 22, 1982Date of Patent: April 17, 1984Assignee: Nippon Gakki Seizo Kabushiki KaishaInventors: Makoto Kaneko, Takatoshi Okumura
-
Patent number: 4409564Abstract: A pulse delay compensator for use with a divide counter dividing a frequency signal by a first positive integer or a second positive integer to produce a divided frequency signal and with the first and second positive integers a fixed number of integers apart and including controlling the divide counter to divide the frequency signal by the first or second positive integers, repetitively summing a fixed fractional number with each divide and with the control of the divide counter in accordance with each overflow produced by the repetitive summing, and producing pulse delay compensation for the divided frequency signal in accordance with the repetitive summing to equalize the pulse period between adjacent pulses in the divided frequency signal.Type: GrantFiled: March 20, 1981Date of Patent: October 11, 1983Assignee: WavetekInventor: Kwok S. Lo
-
Patent number: 4396909Abstract: A frequency generating circuit comprises a piezoelectric buzzer (18) which is driven by a driving signal having a desired frequency and a desired pulse width; a frequency dividing circuit (1) made up of a multi-stage flip-flop array for frequency dividing a reference frequency signal; logic setting means (3.sub.1 to 3.sub.6, 4) which is responsive to a plurality of externally generated setting signals (C.sub.1 to C.sub.Type: GrantFiled: May 28, 1981Date of Patent: August 2, 1983Assignee: Casio Computer Co., Ltd.Inventor: Kazuyasu Suzuki
-
Patent number: RE31327Abstract: A proportional digital control system for radio frequency synthesizers using binary coded decimal control to a frequency synthesizer tunable in contiguous small interval increasing or decreasing steps throughout the frequency bandwidth range of operation. A fine tune dial switch circuit generates a two signal output with one a step count signal and the other an up-down control signal generated only upon rotation of the fine tuning dial and with the signal pulse rates thereof a direct function of the rate of fine tune dial turning. The up-down control signal is an up or down signal input to up-down pulse counting to BCD output circuits as determined by phase relation thereof to the step count signal and with the phase determined by direction of fine tune dial turning clockwise for up count and counterclockwise for down count.Type: GrantFiled: June 18, 1979Date of Patent: July 26, 1983Assignee: Rockwell International CorporationInventor: Max E. Peterson