Logic Circuit Patents (Class 377/81)
-
Patent number: 8594270Abstract: A display panel drive device includes: a ring counter circuit that includes a first ring counter having a plurality of flipflops connected in cascade, configured to operate in synchronization with a first clock signal with a first-stage one of the plurality of flipflops being set by an initial signal, and outputs signals using outputs of the plurality of flipflops; a shift register having a plurality of flipflops connected in cascade, configured to operate in synchronization with a second clock signal lower in frequency than the first clock signal with a first-stage one of the plurality of flipflops being set by the initial signal; and an output section configured to perform a logical operation between one of outputs of the ring counter circuit and one of outputs of the shift register, to generate a scanning line drive signal for a display panel.Type: GrantFiled: January 3, 2013Date of Patent: November 26, 2013Assignee: Panasonic CorporationInventors: Tetsu Nagano, Daijiro Arisawa, Kenichi Ishibashi, Yoshiteru Fujimoto
-
Patent number: 8564523Abstract: In a shift register and an LCD having the same, the shift register includes plural stages having odd stages for receiving a first clock signal and a first control signal and even stages for receiving a second clock signal and a second control signal. Each of the plural stages includes a pull-up section for providing one of first and second clock signals to an output terminal, a pull-down section for providing a first power voltage to the output terminal, a pull-up driving section for turning on/off the pull-up section in response to an output signal of a front stage and turning off the pull-up section in response to the first and second control signals, a first pull-down driving section for outputting a third control signal, and a second pull-down driving section for turning off the pull-down section in response to the input signal and turning on the pull-down section in response to the third control signal.Type: GrantFiled: March 23, 2006Date of Patent: October 22, 2013Assignee: Samsung Display Co., Ltd.Inventor: Seung-Hwan Moon
-
Patent number: 8552961Abstract: A shift register circuit includes plural shift register stages for providing plural gate signals. Each shift register stage includes a driving unit, an input unit, a driving adjustment unit and a pull-down unit. The driving unit is utilized for outputting a gate signal according to a system clock and a driving control voltage. The input unit is put in use for outputting the driving control voltage according to an input control signal and a first input signal. The driving adjustment unit is employed for adjusting the driving control voltage according to a second input signal and a third input signal. The pull-down unit is used for pulling down the gate signal and the driving control voltage according to a fourth input signal.Type: GrantFiled: May 13, 2011Date of Patent: October 8, 2013Assignee: AU Optronics Corp.Inventors: Yu-Chung Yang, Yung-Chih Chen
-
Patent number: 8542225Abstract: An emission control line driver includes even-numbered stages that are connected to even-numbered emission control lines, respectively, and are driven by a first clock signal, and odd-numbered stages that are connected to odd-numbered emission control lines, respectively, and are driven by a second clock signal, wherein each of the stages includes an input unit adapted to receive a control signal and an inverted control signal output from a previous one of the even and odd numbered stages or from an external source, the input unit being adapted to control voltages of a first node and a second node, a first output unit adapted to generate an emission control signal based on the voltages of the first node and the second node, and a second output unit adapted to generate an inverted emission control signal based on the voltages of the first node and the second node.Type: GrantFiled: August 23, 2010Date of Patent: September 24, 2013Assignee: Samsung Display Co., Ltd.Inventor: Sam-Il Han
-
Patent number: 8421732Abstract: A system for displaying images includes a display device. The display device includes a timing control circuit, a display matrix, a horizontal driving circuit and a horizontal signal processing circuit. The timing control circuit generates a plurality of timing signals. The display matrix includes a plurality of display elements arranged in a matrix, wherein the display elements are vertically divided into N banks to be updated sequentially. The horizontal driving circuit is coupled to the timing control circuit for generating a plurality of switch signals according to the timing signals and sequentially turning on the banks. The horizontal signal processing circuit is coupled to the timing control circuit, the horizontal driving circuit and the display matrix for determining a turning-on period for each bank according to the timing signals and the switch signals.Type: GrantFiled: March 24, 2009Date of Patent: April 16, 2013Assignee: Chimei Innolux CorporationInventor: Yu-Hsiung Feng
-
Patent number: 8248355Abstract: The present invention relates to a shift register and a liquid crystal display using the same. The liquid crystal display includes a liquid crystal panel, a data driving circuit and a scanning driving circuit. The data driving circuit and the scanning driving circuit each include a shift register. The shift register includes a plurality of shift register units. Two adjacent shift register units respectively receive two inverse clock signals and a VGL signal. Each shift register unit includes a signal output circuit, a signal input circuit, a first logic converting circuit, and a second logic converting circuit. The present shift register and a liquid crystal display have simple structure.Type: GrantFiled: September 2, 2008Date of Patent: August 21, 2012Assignee: Chimei Innolux CorporationInventors: Chien-Hsueh Chiang, Sz-Hsiao Chen
-
Patent number: 8189733Abstract: A low power consumption shift register which inputs a CK signal with a low voltage with almost no effect of variation in characteristics of transistors. In the invention, an input portion of an inverter is set at a threshold voltage thereof and a CK signal is inputted to the input portion of the inverter through a capacitor means. In this mariner, the CK signal is amplified, which is sent to the shift register. That is, by obtaining the threshold potential of the inverter, the shift register which operates with almost no effect of variation in characteristics of transistors can be provided. A level shifter of the CK signal is generated from an output pulse of the shift register, therefore, the low power consumption shift register having the level shifter which flows a shoot-through current for a short period can be provided.Type: GrantFiled: February 12, 2010Date of Patent: May 29, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mitsuaki Osame, Aya Anzai
-
Patent number: 8154500Abstract: A gate driver includes: a shift register and a gate signal generating unit. The shift register unit sequentially outputs scanning signals. The gate signal generating unit generates a normal gate signal and an inverted gate signal based on the scanning signals, controls a charge sharing operation of the normal gate signal and the inverted gate signal, and generates an output gate signal having a rising edge and a falling edge at which a voltage level of the output gate signal is increased and decreased by a charge sharing voltage.Type: GrantFiled: June 20, 2008Date of Patent: April 10, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Bora Kim
-
Patent number: 8130189Abstract: The invention relates to a gate driving device for Thin Film Transistor liquid crystal display comprising: a plurality of shift registers directly deposited on an array substrate, said shift registers being composed of effect transistors and a capacitor, obtaining a gate driving signal voltage by controlling an input signal. Said shift register can be realized by 5-layer mask process or 4-layer mask process, by arranging the field effect transistors on the margin part outside the active region on the substrate or at the edge of the substrate, and then directly depositing them on an array substrate. The invention obtains a gate driving signal voltage by the shift registers directly deposited on the substrate, thus overcoming the shortage of the need of driving chips and film layers in the prior art, substantially reducing the production cost for LCD.Type: GrantFiled: May 22, 2008Date of Patent: March 6, 2012Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.Inventors: Yubo Xu, Bongyeol Ryu, Ke Liang, Liang Yan
-
Patent number: 8050379Abstract: An exemplary shift register (20) includes a plurality of shift register units (200) connected one by one. Each of the shift register units includes a clock signal input terminal (TS), a high level signal input terminal (VH), a low level signal input terminal (VL), an input terminal (VIN), a first output terminal (VOUT1), a second output terminal (VOUT2), a first common node (P1), a second common node (P2), a first switch circuit (31), a second switch circuit (32), a third switch circuit (33), a fourth switch circuit (34), a fifth switch circuit (35), a six switch circuit (36), a nor gate, an inverter, and an and gate.Type: GrantFiled: February 6, 2008Date of Patent: November 1, 2011Assignee: Chimei Innolux CorporationInventors: Chien-Hsueh Chiang, Sz-Hsiao Chen
-
Patent number: 7934031Abstract: An asynchronous logic family of circuits which communicate on delay-insensitive flow-controlled channels with 4-phase handshakes and 1 of N encoding, compute output data directly from input data using domino logic, and use the state-holding ability of the domino logic to implement pipelining without additional latches.Type: GrantFiled: May 11, 2006Date of Patent: April 26, 2011Assignee: California Institute of TechnologyInventors: Andrew M. Lines, Alain J. Martin, Uri Cummings
-
Patent number: 7924260Abstract: A shift register applied on a double-frame-rate LCD is provided. The LCD includes an upper display area with c gate lines, a lower display area with d gate lines, and a gate driving circuit. The gate driving circuit includes a first shift register coupled to the corresponding x gate lines of the upper display area, a second shift register coupled to the corresponding y lines of the lower display area, and a third shift register coupled to the corresponding (c-x) gate lines of the upper display area and the corresponding (d-y) gate lines of the lower display area.Type: GrantFiled: February 12, 2008Date of Patent: April 12, 2011Assignee: AU Optronics Corp.Inventors: Ming-Hung Tu, Chih-Hsiang Yang
-
Publication number: 20110058641Abstract: A fast dynamic register circuit including first and second precharge circuits, a keeper circuit and an output circuit. The first and second precharge circuits each precharge a corresponding one of a pair of precharge nodes and cooperate to minimize setup and hold times. If an input data node is low when the clock goes high, the first precharge node remains high causing the second precharge node to be discharged. Otherwise if the input node is high, the first precharge node is discharged and the second remains charged. Once either precharge node is discharged, the output state of the register remains fixed until the next rising clock edge independent of changes of the input data node. The fast dynamic register may be implemented with multiple inputs to perform common logic operations, such as OR, NOR, AND and NAND logic operations.Type: ApplicationFiled: September 9, 2009Publication date: March 10, 2011Applicant: VIA TECHNOLOGIES, INC.Inventors: James R. Lundberg, Imran Qureshi
-
Publication number: 20110033022Abstract: A digital logic circuit includes a plurality of transistors of a same conduction type. In at least one embodiment, a first transistor has a source, gate and drain connected to a first circuit node, a second circuit node and a first power supply line, respectively. A second transistor has a source, gate and drain connected to the second node, the first node and the first supply line, respectively. A third transistor has a drain connected to the first node. A fourth transistor has a gate and drain connected to a third circuit node and the second circuit node, respectively. A fifth transistor has a gate and drain connected to the first and third nodes, respectively. Such a circuit may be used, for example, as a latch in a shift register of an active matrix addressing arrangement.Type: ApplicationFiled: March 27, 2009Publication date: February 10, 2011Inventors: Patrick Zebedee, Jaganath Rajendra
-
Patent number: 7852309Abstract: Provided is a scan driver that supplies a scan signal to an organic light emitting display device (OLED). The scan driver includes transistors of the same conductivity type. To generate individual scan signals, the scan driver includes samplers, each of which samples an input signal in synchronization with a clock signal or an inverted clock signal; and an OR gate and a NAND gate, each of which performs a logical operation on output signals of adjacent samplers and generates a scan signal. The samplers, the OR gate and the NOR gate include transistors of the same conductivity type.Type: GrantFiled: July 20, 2006Date of Patent: December 14, 2010Assignee: Samsung Mobile Display Co., Ltd.Inventor: Bo-Yong Chung
-
Patent number: 7821509Abstract: A shift register capable of reducing power consumption is provided. The shift register includes: a clock signal supply line for supplying a clock signal; a plurality of selectors coupled to the clock signal supply line to generate driving signals in response to sampling signals; and a plurality of stages respectively coupled to the selectors to generate the sampling signals in response to the driving signals, wherein at least one of the selectors is adapted to generate at least one of the driving signals in response to a previous one of the sampling signals supplied from a previous one of the stages and a next one of the sampling signals supplied from a next one of the stages.Type: GrantFiled: September 7, 2006Date of Patent: October 26, 2010Assignee: Samsung Mobile Display Co., Ltd.Inventor: Sang Moo Choi
-
Patent number: 7800575Abstract: The present invention provides a display device which includes a drive circuit having a CMOS shift register circuit constituted of a simple CMOS circuit. A drive circuit includes a shift register circuit, and the shift register circuit includes n(n?2) pieces of basic circuits which are connected vertically in multiple stages.Type: GrantFiled: February 5, 2007Date of Patent: September 21, 2010Assignee: Hitachi Displays, Ltd.Inventors: Takayuki Nakao, Hideo Sato, Masahiro Maki, Toshio Miyazawa
-
Patent number: 7680239Abstract: A low power consumption shift register which inputs a CK signal with a low voltage with almost no effect of variation in characteristics of transistors. In the invention, an input portion of an inverter is set at a threshold voltage thereof and a CK signal is inputted to the input portion of the inverter through a capacitor means. In this manner, the CK signal is amplified, which is sent to the shift register. That is, by obtaining the threshold potential of the inverter, the shift register which operates with almost no effect of variation in characteristics of transistors can be provided. A level shifter of the CK signal is generated from an output pulse of the shift register, therefore, the low power consumption shift register having the level shifter which flows a shoot-through current for a short period can be provided.Type: GrantFiled: July 14, 2006Date of Patent: March 16, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mitsuaki Osame, Aya Anzai
-
Patent number: 7622974Abstract: A semiconductor integrated circuit apparatus includes a periodic signal generation circuit connected with N logical circuits, wherein the N is a natural number, outputting a periodic signal. The periodic signal generation circuit includes a reset circuit outputting a reset signal initializing according to outputs from a first stage logic circuit to N?1th logic circuit.Type: GrantFiled: October 20, 2006Date of Patent: November 24, 2009Assignee: NEC Electronics CorporationInventors: Muneaki Matsushige, Hiroyuki Satake
-
Patent number: 7612754Abstract: A shift register comprising at least one shift register unit. The shift register unit comprises an input unit, at least one first TFT, and at least one second TFT. The input unit receives an input signal from the input terminal and outputs a switching control signal in accordance with a first clock signal. The gate of the first TFT is for receiving the switching control signal, the drain of the first TFT is for receiving a second clock signal, and the source of the first TFT is coupled to the output terminal. The gate and drain of the second TFT are coupled to the output terminal, and the source of the second TFT is coupled to the input unit.Type: GrantFiled: September 20, 2005Date of Patent: November 3, 2009Assignee: AU Optronics Corp.Inventors: Chung-Hong Kuo, Jian-Shen Yu
-
Publication number: 20090110138Abstract: A shift register circuit includes a plurality of bit register units, coupled in series, for transferring an input signal among the plurality of bit register units to sequentially output the input signal to a plurality of data output terminals according to a control signal and a clock signal, wherein the number of the plurality of data output terminals is greater than that of the plurality of bit register units, and a control unit for generating the control signal to control transference of the input signal.Type: ApplicationFiled: January 8, 2008Publication date: April 30, 2009Inventors: Tung-Shuan Cheng, Yueh-Hsiu Liu
-
Patent number: 7508902Abstract: A shift register including a plurality of stage circuits is provided. Each of the stage circuits has a shift circuit for receiving an input signal and providing an output signal. The output signal is obtained through the logic calculation and delaying of the input signal. Each of the stage circuits, except the first one, further includes a logic circuit used to produce at least one control signal according to the internal signals of the containing stage circuit, so as to replace at least one of the required clock signals during the operation of the corresponding shift circuit.Type: GrantFiled: July 17, 2006Date of Patent: March 24, 2009Assignee: Chunghwa Picture Tubes Ltd.Inventors: Cheng-Hung Tsai, Chun-Yao Huang, Yi-Feng Liao
-
Publication number: 20090058790Abstract: The present invention relates to a shift register and a liquid crystal display using the same. The liquid crystal display includes a liquid crystal panel, a data driving circuit and a scanning driving circuit. The data driving circuit and the scanning driving circuit each include a shift register. The shift register includes a plurality of shift register units. Two adjacent shift register units respectively receive two inverse clock signals and a VGL signal. Each shift register unit includes a signal output circuit, a signal input circuit, a first logic converting circuit, and a second logic converting circuit. The present shift register and a liquid crystal display have simple structure.Type: ApplicationFiled: September 2, 2008Publication date: March 5, 2009Inventors: Chien-Hsueh Chiang, Sz-Hsiao Chen
-
Patent number: 7472329Abstract: To reduce a circuit area of a data line driving circuit. The data line driving circuit includes a plurality of circuit blocks. A circuit block has shift register unit circuits, logical operation unit circuits and a control unit circuit. The control unit circuit specifies the operation period of the corresponding circuit block on the basis of the input and output signals of the shift register unit circuits and supplies a clock signal and an inverted clock signal to the shift register unit circuit.Type: GrantFiled: April 8, 2005Date of Patent: December 30, 2008Assignee: Seiko Epson CorporationInventor: Shin Fujita
-
Publication number: 20080260090Abstract: A shift register is provided for use in a data driver. The shift register includes a shift registering unit. The shift registering unit selectively receives a clock signal. The shift registering unit includes a flip-flop; and a first selection circuit. The first selection circuit selectively sends the clock signal to the flip-flop according to a first selection signal, wherein before the flip-flop receives a data signal that is enabled, the first selection circuit sends the clock signal to the flip-flop according to the first selection signal so that the flip-flop correctly outputs the enabled data signal according to the clock signal.Type: ApplicationFiled: April 2, 2008Publication date: October 23, 2008Applicant: Raydium Semiconductor CorporationInventors: Ko-Yang Tso, Hui-Wen Miao, Chin-Chieh Chao
-
Patent number: 7177385Abstract: The invention relates to a shift register cell for safely providing a configuration bit having a master latch which can be connected to a serial data input on the shift register cell for the purpose of buffer storing a data bit; a first slave latch which can be connected to the master latch for the purpose of buffer storing the data bit; at least one second slave latch which can be connected to the master latch for the purpose of buffer storing the data bit, and having an evaluation logic unit which outputs the configuration bit on the basis of the data bits which are buffer stored in the master latch and in the slave latches. In addition, the invention provides a shift register for safely providing configuration bits which has a plurality of inventive shift register cells which are connected in series to form a shift register chain.Type: GrantFiled: December 3, 2004Date of Patent: February 13, 2007Assignee: Infineon Technologies AGInventors: Georg Georgakos, Siegmar Koeppe, Thomas Niedermeier
-
Patent number: 7174014Abstract: The present invention provides permutation instructions usable in a programmable processor for solving permutation problems in cryptography, multimedia and other applications. PPERM and PPERM3R instructions are defined to perform permutations by a sequence of instructions with each sequence specifying the position in the source for each bit in the destination. In the PPERM instruction bits in the destination register that change are updated and bits in the destination register that do not change are set to zero. In the PPERM3R instruction bits in the destination register that change are updated and bits in the destination register that do not change are copied from intermediate result of previous PPERM3R instructions. Both PPERM and PPERM3R instructions can individually do permutation with bit repetition. Both PPERM and PPERM3R instructions can individually do permutation of bits stored in more than one register. In an alternate embodiment, a GRP instruction is defined to perform permutations.Type: GrantFiled: May 7, 2001Date of Patent: February 6, 2007Assignee: Teleputers, LLCInventors: Ruby B. Lee, Zhijie Shi
-
Patent number: 7145545Abstract: A shift register is provided, for example, for use in scan and data line drivers for an active matrix liquid crystal display. The shift register comprises X stages, where X is an integer greater than 3. A clock signal generator supplies Y-phase clock signals, where Y is greater than 2. Each of the stages comprises a flip-flop and logic circuit and receives a set enable signal from the immediately preceding stage output. Each stage is set by the leading edge of one of the clock phases in the pressure of the set enable signal and is reset by the trailing edge of the clock phase. In order to provide bi-directional operation, each intermediate stage also receives set enable signals from the immediately succeeding stage output. The clock signal generator supplies clock pulses in a first order for shift register operation in the forward direction and in the reverse order for shift register operation in the reverse direction.Type: GrantFiled: January 20, 2004Date of Patent: December 5, 2006Assignee: Sharp Kabushiki KaishaInventors: Patrick A. Zebedee, Harry Garth Walton
-
Patent number: 7079617Abstract: A low power consumption shift register which inputs a CK signal with a low voltage with almost no effect of variation in characteristics of transistors. In the invention, an input portion of an inverter is set at a threshold voltage thereof and a CK signal is inputted to the input portion of the inverter through a capacitor means. In this manner, the CK signal is amplified, which is sent to the shift register. That is, by obtaining the threshold potential of the inverter, the shift register which operates with almost no effect of variation in characteristics of transistors can be provided. A level shifter of the CK signal is generated from an output pulse of the shift register, therefore, the low power consumption shift register having the level shifter which flows a shoot-through current for a short period can be provided.Type: GrantFiled: February 15, 2005Date of Patent: July 18, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mitsuaki Osame, Aya Anzai
-
Patent number: 7038653Abstract: In a shift register and an LCD having the same, the shift register includes stages having odd stages for receiving a first clock signal and even stages for receiving a second clock signal and all stages receive a control signal. Each of the stages includes a pull-up section for providing one of first and second clock signals to an output terminal, a pull-down section for providing a first power voltage to the output terminal, a pull-up driving section for turning on/off the pull-up section in response to the control signal, a first pull-down driving section for outputting a second control signal, and a second pull-down driving section for turning off the pull-down section in response to the input signal and turning on the pull-down section in response to the second control signal.Type: GrantFiled: June 4, 2003Date of Patent: May 2, 2006Assignee: Samsung Electronics., Co., Ltd.Inventor: Seung-Hwan Moon
-
Patent number: 6904116Abstract: A shift register includes bidirectional register units, a direction switching section, a register unit selecting section, and a shift clock supply section. The bidirectional register units are cascaded through first input/output terminals for data shifting and perform data shifting operation. The bidirectional register units have second input/output terminals which separately and directly input/output data. The direction switching section switches the shifting directions of the bidirectional register units. The register unit selecting section selects one of the bidirectional register units and inputs/outputs data through the second input/output terminal. The shift clock supply section supplies shift clocks to the bidirectional register units ranging from the bidirectional register unit selected by the register unit selecting section to the last-stage bidirectional register unit.Type: GrantFiled: February 5, 2003Date of Patent: June 7, 2005Assignee: NEC CorporationInventor: Mitsuyuki Nakamura
-
Patent number: 6891917Abstract: A shift register device includes transistor pass gates and latches connected in series and disposed along a data bit line, each latch connected to a corresponding transistor pass gate. Each transistor pass gate is controlled by a separate control signal input line that a provides a signal to the transistor pass gate connected to it. The signals are provided in a staggered time pattern beginning with a latch disposed last in succession, shifting data from one position to the next succeeding position. Each latch is capable of storing one bit of data. The shift register utilizes less silicon space while reducing the amount of power consumed during operation.Type: GrantFiled: August 4, 2003Date of Patent: May 10, 2005Assignee: Atmel CorporationInventors: Johnny Chan, Jeff Ming-Hung Tsai, Philip S. Ng
-
Patent number: 6885723Abstract: A shift-register circuit. The PMOS transistor includes a first gate coupled to an inverse output signal output from a previous-stage shift-register unit, a first drain, and a first source coupled to an output signal output from the previous-stage shift-register unit. The first NMOS transistor includes a second gate coupled to the first drain, a second drain coupled to the clock signal, and a second source. The capacitor is coupled between the second gate and the second source. The second NMOS transistor includes a third gate coupled to the first drain, a third drain coupled to the inverse clock signal, and a third source. The third NMOS transistor includes a fourth gate coupled to the first gate, a fourth drain coupled to the second gate, and a fourth source. The fourth NMOS transistor includes a fifth gate coupled to the first source, a fifth drain coupled to the second source, and a fifth source coupled to the ground voltage level.Type: GrantFiled: April 2, 2003Date of Patent: April 26, 2005Assignee: Au Optronics Corp.Inventor: Jian-Shen Yu
-
Patent number: 6870895Abstract: A low power consumption shift register which inputs a CK signal with a low voltage with almost no effect of variation in characteristics of transistors. In the invention, an input portion of an inverter is set at a threshold voltage thereof and a CK signal is inputted to the input portion of the inverter through a capacitor means. In this manner, the CK signal is amplified, which is sent to the shift register. That is, by obtaining the threshold potential of the inverter, the shift register which operates with almost no effect of variation in characteristics of transistors can be provided. A level shifter of the CK signal is generated from an output pulse of the shift register, therefore, the low power consumption shift register having the level shifter which flows a shoot-through current for a short period can be provided.Type: GrantFiled: December 11, 2003Date of Patent: March 22, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mitsuaki Osame, Aya Anzai
-
Patent number: 6839398Abstract: A shift-register circuit. The input circuit receives the input pulse and outputs a high-voltage level input signal when the input pulse is at high voltage level.Type: GrantFiled: March 4, 2003Date of Patent: January 4, 2005Assignee: Au Optronics Corp.Inventor: Wein-Town Sun
-
Patent number: 6765980Abstract: A shift register with low power consumption has memory circuits 151-15N connected in series, gate circuits in memory circuits 152n−1 in the odd-numbered locations become conductive when clock signal CK is high, and gate circuits in memory circuits 152n in the even-numbered locations become conductive when clock signal CK is low, wherein data signals S input are latched for output when the gate circuits are shut off. The circuit configuration is simplified. The Shift register operates every one half of the cycle of clock signal CK, allowing the frequency of clock signal to be reduced by half, resulting in reduced power consumption.Type: GrantFiled: September 25, 2002Date of Patent: July 20, 2004Assignee: Texas Instruments IncorporatedInventors: Toshiki Azuma, Manabu Nishimuzu, Atsuhiro Miwata
-
Patent number: 6654439Abstract: An apparatus and method for providing a high speed linear feedback shift register is disclosed. The high speed linear feedback shift register of the present invention comprises multiplexer flip flop circuits. The multiplexer gate on the input of each flip flop circuit is the only gate between each pair of flip flop circuits of the present invention. The linear feedback shift register of the present invention is capable of operating as a counter that does not need to be reset. The linear feedback shift register of the present invention may be used as a clock divider circuit.Type: GrantFiled: June 4, 2001Date of Patent: November 25, 2003Assignee: National Semiconductor CorporationInventor: Steve Kommrusch
-
Patent number: 6646465Abstract: A programmable logic device may include a programmable interconnect structure and a plurality of configurable logic elements including data latches interconnected by the interconnect structure. At least one of the configurable logic elements may be configurable as both a shift register and a lookup table. Also, the shift register may be enabled to operate as a bi-directional shift register by the inclusion of a first circuit for configuring the data latches either as series-connected inverters during a shift operation or as data latches after each shift operation. A second circuit for selecting a direction of shifting may also be included, as well as a third circuit for supplying data to the input of the shift register as determined by the direction of shifting.Type: GrantFiled: February 7, 2002Date of Patent: November 11, 2003Assignee: STMicroelectronics Ltd.Inventor: Ankur Bal
-
Patent number: 6556647Abstract: An apparatus and method is disclosed for providing a phase locked loop clock divider circuit utilizing a high speed linear feedback shift register with a two stage pipeline in its feedback path. A plurality of “pre-load” flip flop (PLFF) circuits and multiplexers are coupled to a plurality of linear feedback shift register (LFSR) flip flop circuits and multiplexers. The PLFF circuits hold pre-calculated initial LFSR sequence values to be loaded into the LFSR flip flop circuits. The load enable signal to the PLFF multiplexers and to the LFSR multiplexers is low for three successive input clock cycles. The present invention is capable of operating at high frequencies due to a shortened timing critical feedback path.Type: GrantFiled: May 1, 2002Date of Patent: April 29, 2003Assignee: National Semiconductor CorporationInventor: Karthik Reddy Neravetla
-
Memory device command buffer apparatus and method and memory devices and computer systems using same
Patent number: 6542569Abstract: A command buffer for use in packetized DRAM includes a four stage shift register for shifting for sequentially storing four 10-bit command words. The shift register combines the four 10-bit command words into a single 40-bit command word and transfer the 40-bit command word to a storage register for processing by the DRAM. The shift register may then continue to receive and store subsequent 10-bit command words. The command buffer also includes circuitry for determining whether a command packet is intended for the memory device containing the command buffer or whether it is intended for another memory device. Specifically, a portion of the 40-bit command word from the storage register is compared to identifying data stored in an identifying latch. In the event of a match, a chip select signal is generated to cause the memory device to perform the function corresponding to other portions of the 40-bit command word.Type: GrantFiled: March 8, 2001Date of Patent: April 1, 2003Assignee: Micron Technology, Inc.Inventor: Troy A. Manning -
Patent number: 6424691Abstract: An apparatus and method is disclosed for providing a phase locked loop clock divider circuit utilizing a high speed linear feedback shift register. A plurality of pre-load flip flop (PLFF) circuits and multiplexers are coupled to a plurality of linear feedback shift register (LFSR) flip flop units and multiplexers. The PLFF circuits hold two initial LFSR sequence values. A load enable signal to the PLFF multiplexers and LFSR multiplexers is high for two input clock cycles. The present invention is capable of operating at high frequencies due to a shortened critical timing path.Type: GrantFiled: September 21, 2001Date of Patent: July 23, 2002Assignee: National Semiconductor CorporationInventors: Karthik R. Neravetla, Steven J. Kommrusch
-
Patent number: 6396896Abstract: A circuit for providing a function of a plurality of consecutive bits in a shift register is provided. The circuit includes a 2-input logic gate having a first input terminal connected to receive a bit being shifted into the shift register, and a second input terminal coupled to receive a bit being shifted out of the shift register. The circuit further includes a sequential logic device having an input terminal coupled to an output terminal of the 2-input logic gate, an output terminal that provides the function, and a control terminal coupled to receive a control signal for resetting the sequential logic device. In one embodiment, the 2-input logic gate is an exclusive OR gate, and the sequential logic device is a toggle flip-flop. In this embodiment, the function is a logical exclusive OR of the consecutive bits in the shift register. The function is implemented by initializing an output signal of the sequential logic device when the consecutive bits of the shift register have a predetermined value.Type: GrantFiled: April 28, 2000Date of Patent: May 28, 2002Assignee: 3G.com Inc.Inventor: Yoav Lavi
-
Patent number: 6384713Abstract: In this invention compare circuitry is integrated into a serial shift register which can detect a bit pattern of any length with only the delay of three circuits being added to the shift of the last bit in the bit pattern. The circuitry is connected to operate either is a shift register or as a comparator for an N element bit pattern. Between adjacent registers in the shift register is a MUX used to select compare or shift register operation. An exclusive NOR circuit performs the compare between bits of the serial bit stream and reference bits of the pattern to be protected. An AND circuit accumulates the compare of a particular stage with the compare with the preceding stage. In the last stage the AND circuit provide an accumulated compare result of the preceding number of bit equaling in length the length of the bit pattern for which the compare is being performed.Type: GrantFiled: April 21, 2000Date of Patent: May 7, 2002Assignee: Marvell International, Ltd.Inventor: Daxiao Yu
-
Patent number: 6295046Abstract: A shift register unit has stages. In each stage, a clamping transistor and the control electrode of an output transistor are connected to the output electrode of an input transistor to which an output one stage behind is input. A pull-down resistor is connected to the output electrode of the output transistor. A capacitor is inserted between the control electrode and output electrode of the output transistor. A clock signal is input to the output transistor, and a signal obtained by inverting a clock signal two stages forward is input to the clamping transistor.Type: GrantFiled: August 31, 1998Date of Patent: September 25, 2001Assignees: LG Philips LCD Co., Ltd., Alps Electric Co., Ltd.Inventor: Hiroyuki Hebiguchi
-
Patent number: 6201870Abstract: A pseudorandom sequence generator including a first feedback shift register having at least one input and at least one output and a first controller having an output in communication with the at least one input of the first feedback shift register; the first feedback shift register operating at a first speed S1 and the first controller operating at a second speed S2. In one embodiment the first speed S1 of the first feedback shift register is an integer multiple of the second speed S2 of the first controller. In another embodiment the first feedback shift register includes a shift register having an input, an output, and at least one tap; and a feedback function generator having a first input in communication with the at least one tap of the shift register, a second input in communication with the output of the first controller, and an output in communication with the input of the shift register; the feedback function generator includes at least one feedback function.Type: GrantFiled: March 6, 1998Date of Patent: March 13, 2001Assignees: Massachusetts Institue of Technology, Northeastern UniversityInventors: Muriel Medard, John D. Moores, Katherine L. Hall, Kristin A. Rauschenbach, Salil Parikh, Agnes H. Chan
-
Patent number: 6108395Abstract: A register device is provided with a plurality of sub-register devices. The plurality of sub-register devices are grouped into three sub-register device groups, with a signal processing unit constituted of inverters and a capacitative element provided between adjacent sub-register device groups. A transfer signal output by a transfer signal generator is amplified at the signal processing units. This structure achieves an accurate and efficient transfer of data within the sub-register devices from write register units to read register units.Type: GrantFiled: July 28, 1998Date of Patent: August 22, 2000Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshikazu Sakata
-
Patent number: 6072849Abstract: A programmable n stage shift counter divider circuit includes a plurality of n flip-flops arranged in cascade from a first stage to an nth stage. The data inputs of each of the flip flops are coupled with the output of the next preceding stage through corresponding OR gates. A source of preload signals is coupled with the second inputs of the OR gates; and a combined trap detector and terminal count detector has inputs coupled with the outputs of the last n-1 stages of the shift counter circuit and an output coupled with the source of pre-load signals to operate it.Type: GrantFiled: August 4, 1998Date of Patent: June 6, 2000Assignee: VLSI Technology, Inc.Inventor: D. C. Sessions
-
Patent number: 6064714Abstract: A device for shifting data in a cascade multiplexer shifter allows the shifter to be used in a full-length mode or in a split mode where the shifter is divided into two equal halves with upper and lower half fields thereof respectively receiving individual data numbers. Each data number is thereafter simultaneously shifted right or shifted left a given shift amount to effect a dual right or dual left shift function.Type: GrantFiled: July 31, 1998Date of Patent: May 16, 2000Assignee: Lucent Technologies Inc.Inventors: Mazhar M. Alidina, Geoffrey Francis Burns, Sivanand Simanapalli
-
Patent number: 6061417Abstract: A programmable shift register in which the length (e.g., number of bits), number and location of taps, operating mode (i.e., counting up/down) and number of skip states are configured by programming selected memory cells. The programmable shift register includes a plurality of flip-flops, a programmable interconnect circuit, a next-state control circuit and a mode control circuit. The output terminal of each flip-flop drives a different bus line in the programmable interconnect circuit. Each bus line is programmably connected to a plurality of I/O lines via programmable interconnect points (PIPs). At least two of the second lines are connected to the input terminal of each flip-flop via portions (e.g., multiplexers) of the mode control circuit. Programming the PIPs to link selected flip-flop input and output terminals forms one or more shift registers of a selected length.Type: GrantFiled: December 3, 1998Date of Patent: May 9, 2000Assignee: Xilinx, Inc.Inventor: Steven H. Kelem
-
Patent number: 6058156Abstract: A race-free shift register device having a plurality of series-connected flip-flop circuits and latch circuits. By a delay circuit, the timing of a clock signal input to each individual flip-flop circuit is delayed with respect to the clock signal input to the associated latch circuit, so that the operating timing of the latch circuit is not delayed with respect to the operating timing of the flip-flop circuit, even if a skew happens to occur in the clock signal. The latch circuit therefore surely holds bit data output by the flip-flop circuit, so the bit data to be input to a preceding flip-flop circuit is prevented from being prematurely provided to a succeeding flip-flop circuit, thereby ensuring prevention of a race condition.Type: GrantFiled: May 20, 1998Date of Patent: May 2, 2000Assignee: NEC CorporationInventor: Kohji Kanba