Direct Application Of Electrical Current Patents (Class 438/101)
-
Patent number: 10381459Abstract: A semiconductor structure including a first substantially U-shaped and/or H-shaped channel is disclosed. The semiconductor structure may further include a second substantially U-shaped and/or H-shaped channel positioned above the first channel. A method of forming a substantially U-shaped and/or H-shaped channel is also disclosed. The method may include forming a fin structure on a substrate where the fin structure includes an alternating layers of sacrificial semiconductor and at least one silicon layer or region. The method may further include forming additional silicon regions vertically on sidewalls of the fin structure. The additional silicon regions may contact the silicon layer or region of the fin structure to form the substantially U-shaped and/or H-shaped channel(s). The method may further include removing the sacrificial semiconductor layers and forming a gate structure around the substantially U-shaped and/or substantially H-shaped channels.Type: GrantFiled: January 9, 2018Date of Patent: August 13, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Julien Frougier, Yi Qi, Nigel G. Cave, Edward J. Nowak, Andreas Knorr
-
Patent number: 8987119Abstract: A method of making a semiconductor device includes providing an insulating layer containing a plurality of openings, forming a first semiconductor layer in the plurality of openings in the insulating layer and over the insulating layer, and removing a first portion of the first semiconductor layer, such that first conductivity type second portions of the first semiconductor layer remain in lower portions of the plurality of openings in the insulating layer, and upper portions of the plurality of openings in the insulating layer remain unfilled. The method also includes forming a second semiconductor layer in the upper portions of the plurality of openings in the insulating layer and over the insulating layer, and removing a first portion of the second semiconductor layer located over the insulating layer.Type: GrantFiled: February 14, 2011Date of Patent: March 24, 2015Assignee: Sandisk 3D LLCInventors: Vance Dunton, S. Brad Herner, Paul Wai Kie Poon, Chuanbin Pan, Michael Chan, Michael Konevecki, Usha Raghuram
-
Patent number: 8907337Abstract: Inorganic semiconducting compounds, composites and compositions thereof, and related device structures.Type: GrantFiled: March 8, 2013Date of Patent: December 9, 2014Assignee: Northwestern UniversityInventors: Tobin J. Marks, Antonio Facchetti, Lian Wang, Myung-Han Yoon, Yu Yang
-
Patent number: 8652923Abstract: Embodiments of the invention generally relate to a resistive switching nonvolatile memory device having an interface layer structure disposed between at least one of the electrodes and a variable resistance layer formed in the nonvolatile memory device, and a method of forming the same. Typically, resistive switching memory elements may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices, such as digital cameras, mobile telephones, handheld computers, and music players. In one configuration of the resistive switching nonvolatile memory device, the interface layer structure comprises a passivation region, an interface coupling region, and/or a variable resistance layer interface region that are configured to adjust the nonvolatile memory device's performance, such as lowering the formed device's switching currents and reducing the device's forming voltage, and reducing the performance variation from one formed device to another.Type: GrantFiled: March 14, 2013Date of Patent: February 18, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Yun Wang, Tony P. Chiang, Imran Hashim
-
Patent number: 8519435Abstract: A photovoltaic cell is fabricated onto a polyimide film using an unbalanced RF magnetron sputtering process. The sputtering process includes the addition of 0.05% to 0.5% oxygen to an inert gas stream. Portions of the photovoltaic cell are exposed to an elevated temperature CdCl2 treatment which is at or below the glass transition temperature of the polyimide film.Type: GrantFiled: June 8, 2010Date of Patent: August 27, 2013Assignee: The University of ToledoInventors: Anthony Vasko, Kristopher Wieland, James Walker, Alvin Compaan
-
Patent number: 8395150Abstract: Inorganic semiconducting compounds, composites and compositions thereof, and related device structures.Type: GrantFiled: January 16, 2012Date of Patent: March 12, 2013Assignee: Northwestern UniversityInventors: Tobin J. Marks, Antonio Facchetti, Lian Wang, Myung-Han Yoon, Yu Yang
-
Patent number: 8097877Abstract: Inorganic semiconducting compounds, composites and compositions thereof, and related device structures.Type: GrantFiled: December 20, 2006Date of Patent: January 17, 2012Assignee: Northwestern UniversityInventors: Tobin J. Marks, Antonio Facchetti, Lian Wang, Myung-Han Yoon, Yu Yang
-
Patent number: 7759160Abstract: This publication discloses a method for forming electrically conducting structures on a substrate. According to the method nanoparticles containing conducting or semiconducting material are applied on the substrate in a dense formation and a voltage is applied over the nanoparticles so as to at least locally increase the conductivity of the formation. According to the invention, the voltage is high enough to cause melting of the nanoparticles in a breakthrough-like manner. With the aid of the invention, small-linewidth structures can be created without high-precision lithography.Type: GrantFiled: June 6, 2008Date of Patent: July 20, 2010Assignee: Valtion Teknillinen TutkimuskeskusInventors: Tomi Mattila, Ari Alastalo, Mark Allen, Heikki Seppä
-
Patent number: 7449397Abstract: Disclosed is a method for annealing a silicon thin film in a substrate in which an insulation layer and the silicon thin film are subsequently formed. The method includes heating or preheating the silicon thin film within a temperature range at which the substrate is not transformed during the process so as to generate an intrinsic carrier therein, thereby lowering a resistance to a value at which Joule heating is possible; and applying an electric field to the preheated silicon thin film so as to induce Joule heating by means of movement of the carrier, thereby conducting crystallization, eliminating crystal defects, and ensuring crystal growth. When using the method, Joule heating is selectively induced to a-Si thin film, a-Si/Poly-Si thin film or a Poly-Si thin film according to the preheating condition, thereby making a Poly-Si thin film of good quality within a very short time without damaging the substrate.Type: GrantFiled: May 27, 2004Date of Patent: November 11, 2008Inventors: Jae-Sang Ro, Won-Eui Hong
-
Patent number: 7294560Abstract: A method provides a simple yet reliable technique to assemble one-dimensional nanostructures selectively in a desired pattern for device applications. The method comprises forming a plurality of spaced apart conductive elements (12, 20) in a sequential pattern (26) on a substrate (17) and immersing the plurality of spaced apart conductive elements (12, 20) in a solution (23) comprising a plurality of one-dimensional nanostructures (22). A voltage is applied to one of the plurality of spaced apart conductive elements (12, 20) formed in the sequential pattern (26), thereby causing portions of the plurality of one-dimensional nanostructures (22) to migrate between adjacent conductive elements (12, 20) in sequence beginning with the one of the plurality of spaced apart conductive elements (12, 20) to which the voltage is applied.Type: GrantFiled: November 28, 2006Date of Patent: November 13, 2007Assignee: Motorola, Inc.Inventors: Larry A. Nagahara, Islamshah S. Amlani
-
Patent number: 7166490Abstract: A plurality of semiconductor chips is mounted on a surface of a substrate to be used for manufacturing semiconductor devices. The semiconductor chips are collectively sealed with resin, thereby forming resin-sealed sections. A plurality of solder balls are formed on the back surface of the substrate such that an interval A between the closest solder balls of adjacent semiconductor chips becomes “n” times (“n” is an integer greater than 1) an interval B between the solder balls on the semiconductor chip. After the semiconductor chips have been subjected to an electrical test, the resin-sealed sections and the substrate are sliced, thus breaking the semiconductor chips into pieces.Type: GrantFiled: January 6, 2003Date of Patent: January 23, 2007Assignee: Renesas Technology Corp.Inventors: Kazunari Michii, Naoyuki Shinonaga, Shinji Semba
-
Patent number: 7094627Abstract: Electrostatic printing methods are used to allow the precise placement of small, discrete components on a substrate. The components are configured as liquid toners by coating one or more surfaces with a charge control agent which reacts with a charge director in a diluent to create a charge on the coated components allowing them to be manipulated and placed using electrical fields.Type: GrantFiled: March 4, 2004Date of Patent: August 22, 2006Assignee: Electrox CorporationInventor: Robert H. Detig
-
Patent number: 6991943Abstract: A method for adjusting the resistivity in the surface of a semiconductive substrate including selective measurement and counter-doping of areas on a major surface of a semiconductive substrate.Type: GrantFiled: December 4, 2003Date of Patent: January 31, 2006Assignee: International Rectifier CorporationInventors: Kohji Andoh, Davide Chiola
-
Patent number: 6891186Abstract: This invention provides a method for constructing bridge including fine wires or point contacts producing a quanitized inter-electrode conductance, and provides a method for easily controlling the conductance of this bridge. Further, it aims to provide an electronic element using conductance control due to the bridge, fine wire or point contact formed between the electrodes. These objects are accomplied with an electronic element comprising a first electrode comprising a mixed electroconducting material having ion conductance and electron conductance, and a second electrode comprising an electroconducting substance, wherein the inter-electric conductance can be controlled. In another aspect, this invention is an electronic element formed by a bridge between electrodes, by applying a voltage between the electrodes so that the second electrode is negative with respect to the first electrode and movable ions migrate from the first electrode to the second electrode.Type: GrantFiled: August 30, 2001Date of Patent: May 10, 2005Assignee: Japan Science and Technology CorporationInventors: Masakazu Aono, Kazuya Terabe, Tsuyoshi Hasegawa, Tomonobu Nakayama
-
Patent number: 6797528Abstract: A method and apparatus for forming a micro tip for a micro probe utilized in testing semiconductor integrated circuit devices. A thick oxide layer is deposited upon a substrate initially to form the micro tip. The micro tip for the micro probe can be defined from the thick oxide layer upon the substrate through a plurality of subsequent semiconductor manufacturing operations performed upon the substrate and layers thereof. A plurality of micro tips can be mass produced and efficiently utilized in association with increasingly smaller sizes of semiconductor integrated circuit devices.Type: GrantFiled: January 17, 2002Date of Patent: September 28, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Mingo Liu, Jeng-Han Lee
-
Patent number: 6753550Abstract: The present invention improves a productivity in growing an a-Si film in a thin film transistor and to obtain an excellent thin film transistor characteristic. More specifically, disclosed is a thin film transistor in which an amorphous silicon film 2, a gate insulating film 3 and a gate electrode are sequentially stacked on an insulating substrate 1. The amorphous silicon film 2 includes a low defect-density amorphous silicon layer 5 formed at a low deposition rate and a high deposition rate amorphous silicon layer 6 formed at a deposition rate higher than that of the low defect-density amorphous silicon layer 5. The low defect-density amorphous silicon layer 5 in the amorphous silicon film 2 is grown closer to the insulating substrate 1, and the high deposition rate amorphous silicon layer 6 is grown closer to the gate insulating film 3.Type: GrantFiled: December 30, 2002Date of Patent: June 22, 2004Assignee: International Business Machines CorporationInventors: Takatoshi Tsujimura, Osamu Tokuhiro, Mitsuo Morooka, Takashi Miyamoto
-
Patent number: 6440774Abstract: An electronic device such as a semiconductor device, a method of manufacturing the same, and an apparatus for manufacturing the same, wherein by placing a ceramic substrate provided with a metallic thin film integrated into at least one selected from an upper surface and a lower surface of the ceramic substrate in its peripheral portion so as to extend both inside and outside a cavity of a mold for transfer molding, and positioning the metallic thin film in a position with which an upper mold and a lower mold of the mold come into contact, occurrence of cracks or breakage in the ceramic substrate is prevented by buffering the pressure applied to the ceramic substrate so as to prevent a distortion force from being caused even when the ceramic substrate is sandwiched and compressed between the upper mold and the lower mold.Type: GrantFiled: April 30, 2001Date of Patent: August 27, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takeshi Kobayashi, Takashi Araki
-
Patent number: 6331447Abstract: A new method is provided for mounting high-density flip chip BGA devices. A dielectric layer is first deposited over the first surface of a metal panel. One or more thin film interconnect layers are created on top of the dielectric layer. The interconnect layers are patterned in succession to create metal interconnect pattern. The BUM technology allows for the creation of a succession of layers over the thin film layers. The BUM layers can be used for power or ground distribution and for signal or fan-out interconnect. A cavity is etched on the second surface of the metal panel. A laser is used to create openings for flip chip pad contacts. The panel is subdivided into individual substrates. The method of the invention can also be applied to Land Grid Array and Pin Grid Array devices.Type: GrantFiled: April 20, 2001Date of Patent: December 18, 2001Assignee: Thin Film Module, Inc.Inventor: Chung W. Ho
-
Patent number: 5882953Abstract: Dopant activation in heavily boron doped p.sup.+ --Si is achieved by applying electric current of high density. The p.sup.+ --Si was implanted by a 40 KeV BF.sup.2+ at an ion intensity 5.multidot.10.sup.15 ions per cm.sup.2 and annealed at 900.degree. C. for 30 minutes to obtain a partial boron activation according to conventional processing steps. To obtain additional activation and higher conductivity, current was gradually applied according to the invention to a current density of approximately 5.times.10.sup.6 A/cm.sup.2 was realized. The resistance of the p.sup.+ --Si gradually increases and then decreases with a precipitous drop at a threshold current. The resistance was reduced by factor of 5 to 18 times and was irreversible if an activation current threshold was reached or exceeded. The high-current-density-dopant activation occurs at room temperature.Type: GrantFiled: July 12, 1996Date of Patent: March 16, 1999Assignee: The Regents of the University of CaliforniaInventors: King-Ning Tu, Jia-Sheng Huang