Assembly Of Plural Semiconductive Substrates Each Possessing Electrical Device Patents (Class 438/107)
-
Patent number: 11948930Abstract: A method includes forming a set of through-vias in a substrate, the set of through-vias partially penetrating a thickness of the substrate. First connectors are formed over the set of through-vias on a first side of the substrate. The first side of the substrate is attached to a carrier. The substrate is thinned from the second side to expose the set of through-vias. Second connectors are formed over the set of through-vias on the second side of the substrate. A device die is bonded to the second connectors. The substrate is singulated into multiple packages.Type: GrantFiled: November 13, 2020Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chin-Chuan Chang, Szu-Wei Lu, Chen-Hua Yu
-
Patent number: 11942431Abstract: According to one embodiment, a semiconductor device includes a first semiconductor chip including a first metal pad and a second metal pad; and a second semiconductor chip including a third metal pad and a fourth metal pad, the third metal pad joined to the first metal pad, the fourth metal pad coupled to the second metal pad via a dielectric layer, wherein the second semiconductor chip is coupled to the first semiconductor chip via the first metal pad and the third metal pad.Type: GrantFiled: July 27, 2022Date of Patent: March 26, 2024Assignee: KIOXIA CORPORATIONInventors: Nobuyuki Momo, Keisuke Nakatsuka
-
Patent number: 11935774Abstract: Provided is an assembly jig set of semiconductor module having a plurality of semiconductor chips, the assembly jig set comprising: a first outer frame jig; and a plurality of inner piece jigs positioned by the first outer frame jig and each having a sectioned shape corresponding to the first outer frame jig, wherein one of the inner piece jigs has a plurality of opening portions for positioning the semiconductor chips. A manufacturing method of a semiconductor module using an assembly jig set is provided.Type: GrantFiled: May 23, 2022Date of Patent: March 19, 2024Assignee: FUJI ELECTRIC CO., LTD.Inventors: Kazunaga Onishi, Takeshi Yokoyama, Masaki Maruyama
-
Patent number: 11915996Abstract: An integrated circuit structure that includes a first integrated circuit package and a second integrated circuit package is described. The two packages can be stacked above, for example, a printed circuit board. The top package is inverted, such that a first die of that top package is facing a second die of the bottom package. A cooling arrangement is in a gap between the first and second integrated circuit packages, and is thermally coupled to the first and second die. The cooling arrangement is to transfer heat generated by a first die of the first integrated circuit package and a second die of the second integrated circuit package. In some cases, structures comprising electrically conductive material (e.g., metal) are encapsulated by a molding compound or insulator, and extend between a first substrate of the first integrated circuit package and a second substrate of the second integrated circuit package.Type: GrantFiled: May 9, 2019Date of Patent: February 27, 2024Assignee: Intel CorporationInventors: Robert Sankman, Md Altaf Hossain, Ankireddy Nalamalpu, Dheeraj Subbareddy
-
Patent number: 11901274Abstract: A packaged device (110) includes a substrate (114) and one or more contacts (118) disposed on a side of the substrate (114). Structures of the packaged device (110) define at least in part a recess region (120) that extends from the side of the substrate (114) and through the substrate (114), where one or more contacts (124) of a second hardware interface are disposed in the recess region (120). The one or more contacts (118) of the first hardware interface enable connection of the packaged device (110) to a printed circuit board. The one or more contacts (124) of the second hardware interface enable connection between one or more IC dies of the packaged device (110) and another IC die (150) that is a component of the packaged device (110) or of a different packaged device.Type: GrantFiled: September 25, 2015Date of Patent: February 13, 2024Assignee: Intel CorporationInventors: Bin Liu, John G. Meyers, Florence R. Pon
-
Patent number: 11871576Abstract: According to one embodiment, the array chip includes a three-dimensionally disposed plurality of memory cells and a memory-side interconnection layer connected to the memory cells. The circuit chip includes a substrate, a control circuit provided on the substrate, and a circuit-side interconnection layer provided on the control circuit and connected to the control circuit. The circuit chip is stuck to the array chip with the circuit-side interconnection layer facing to the memory-side interconnection layer. The bonding metal is provided between the memory-side interconnection layer and the circuit-side interconnection layer. The bonding metal is bonded to the memory-side interconnection layer and the circuit-side interconnection layer.Type: GrantFiled: December 7, 2020Date of Patent: January 9, 2024Assignee: Kioxia CorporationInventors: Yoshiaki Fukuzumi, Hideaki Aochi, Mie Matsuo, Kenichiro Yoshii, Koichiro Shindo, Kazushige Kawasaki, Tomoya Sanuki
-
Patent number: 11837596Abstract: In various embodiments, a method for forming a bonded structure is disclosed. The method can comprise mounting a first integrated device die to a carrier. After mounting, the first integrated device die can be thinned. The method can include providing a first layer on an exposed surface of the first integrated device die. At least a portion of the first layer can be removed. A second integrated device die can be directly bonded to the first integrated device die without an intervening adhesive.Type: GrantFiled: December 22, 2022Date of Patent: December 5, 2023Assignee: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.Inventors: Cyprian Emeka Uzoh, Arkalgud R. Sitaram, Paul Enquist
-
Patent number: 11805646Abstract: Embodiments of three-dimensional (3D) memory devices and methods for forming the 3D memory devices are disclosed. In an example, a NAND memory device includes a substrate, one or more peripheral devices on the substrate, a plurality of NAND strings above the peripheral devices, a single crystalline silicon layer above and in contact with the NAND strings, and interconnect layers formed between the peripheral devices and the NAND strings. In some embodiments, the NAND memory device includes a bonding interface at which an array interconnect layer contacts a peripheral interconnect layer.Type: GrantFiled: November 24, 2020Date of Patent: October 31, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Zhenyu Lu, Jun Chen, Jifeng Zhu, Yushi Hu, Qian Tao, Simon Shi-Ning Yang, Steve Weiyi Yang
-
Patent number: 11798861Abstract: Embodiments may relate to a microelectronic package that includes a lid coupled with a package substrate such that a die is positioned between the lid and the package substrate. The lid may include a heating element that is to heat an area between the lid and the die. Other embodiments may be described or claimed.Type: GrantFiled: July 8, 2019Date of Patent: October 24, 2023Assignee: Intel CorporationInventors: Peng Li, Kelly P. Lofgreen, Manish Dubey, Bamidele Daniel Falola, Ken Hackenberg, Shenavia S. Howell, Sergio Antonio Chan Arguedas, Yongmei Liu, Deepak Goyal
-
Patent number: 11791284Abstract: Provided is a method suitable for efficiently manufacturing a semiconductor device while preventing warpage of the wafer laminate in manufacturing a semiconductor device in which semiconductor elements are multilayered through laminating wafers in which the semiconductor elements are fabricated. The method includes at least: preparing a plurality of first wafer laminates each having a laminate configuration including a first and second wafers each having an element forming surface and a back surface opposite from the element forming surface, the laminate configuration wherein the element forming surface sides of the first and second wafers are bonded to each other; thinning the first wafer of the first wafer laminate to form a first wafer laminate having the thinned first wafer; and bonding the thinned first wafer sides of two first wafer laminates having undergone the thinning to each other to form a second wafer laminate.Type: GrantFiled: October 18, 2019Date of Patent: October 17, 2023Assignee: Daicel CorporationInventors: Naoko Tsuji, Akira Yamakawa, Katsuhiko Sumita
-
Patent number: 11776880Abstract: A surface treatment and an apparatus for semiconductor packaging are provided. A surface of a conductive layer is treated to create a roughened surface. In one example, nanowires are formed on a surface of the conductive layer. In the case of a copper conductive layer, the nanowires may include a CuO layer. In another example, a complex compound is formed on a surface of the conductive layer. The complex compound may be formed using, for example, thiol and trimethyl phosphite.Type: GrantFiled: October 19, 2020Date of Patent: October 3, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Horng Chang, Jie-Cheng Deng, Tin-Hao Kuo, Ying-Yu Chen
-
Patent number: 11769747Abstract: In one embodiment, a semiconductor device includes a first insulator. The device further includes a first pad provided in the first insulator, and including first and second layers provided on lateral and lower faces of the first insulator in order. The device further includes a second insulator provided on the first insulator. The device further includes a second pad provided on the first pad in the second insulator, and including third and fourth layers provided on lateral and upper faces of the second insulator in order. The device further includes a first portion provided between an upper face of the first pad and a lower face of the second insulator or between a lower face of the second pad and an upper face of the first insulator, and including a metal element same as a metal element included in the first layer or the third layer.Type: GrantFiled: June 17, 2021Date of Patent: September 26, 2023Assignee: Kioxia CorporationInventors: Genki Sawada, Masayoshi Tagami, Jun Iijima, Ippei Kume, Kiyomitsu Yoshida
-
Patent number: 11728306Abstract: A method of selectively transferring micro devices from a donor substrate to contact pads on a receiver substrate. Micro devices being attached to a donor substrate with a donor force. The donor substrate and receiver substrate are aligned and brought together so that selected micro devices meet corresponding contact pads. A receiver force is generated to hold selected micro devices to the contact pads on the receiver substrate. The donor force is weakened and the substrates are moved apart leaving selected micro devices on the receiver substrate. Several methods of generating the receiver force are disclosed, including adhesive, mechanical and electrostatic techniques.Type: GrantFiled: January 6, 2022Date of Patent: August 15, 2023Assignee: VueReal Inc.Inventors: Gholamreza Chaji, Ehsanollah Fathi
-
Patent number: 11715695Abstract: An integrated circuit package is disclosed. The integrated circuit package includes a first integrated circuit die, a second integrated circuit die, an organic substrate, wherein both the first integrated circuit die and the second integrated circuit die are connected to the organic substrate, a multi-die interconnect bridge (EMIB) embedded within the organic substrate, and a termination resistor associated with a circuit in the first integrated circuit die, wherein the termination resistor is located within the multi-die interconnect bridge embedded within the organic substrate.Type: GrantFiled: December 17, 2021Date of Patent: August 1, 2023Assignee: Intel CorporationInventors: Mathew J. Manusharow, Jonathan Rosenfeld
-
Patent number: 11705349Abstract: A transfer substrate is configured to transfer a plurality of micro components from a first substrate to a second substrate. The transfer substrate comprises a base and a plurality of transfer heads. The base includes an upper surface. The plurality of transfer heads is disposed on the upper surface of the base, wherein each transfer head includes a first surface and a second surface opposite to each other and the transfer heads contact the base with the first surfaces thereof. A plurality of adhesion lumps is separated from each other, wherein each adhesion lump is disposed on the second surface of one of the transfer heads. A CTE of the base is different from CTEs of the transfer heads.Type: GrantFiled: April 17, 2019Date of Patent: July 18, 2023Assignee: PlayNitride Inc.Inventors: Yu-Hung Lai, Tzu-Yang Lin, Yun-Li Li
-
Patent number: 11699640Abstract: A power module for PCB embedding includes: a leadframe; a power semiconductor die with a first load terminal and control terminal at a first side of the die and a second load terminal at the opposite side, the second load terminal soldered to the leadframe; a first metal clip soldered to the first load terminal and forming a first terminal of the power module at a first side of the power module; and a second metal clip soldered to the control terminal and forming a second terminal of the power module at the first side of the power module. The leadframe forms a third terminal of the power module at the first side of the power module, or a third metal clip is soldered to the leadframe and forms the third terminal. The power module terminals are coplanar within +/?30 ?m at the first side of the power module.Type: GrantFiled: June 21, 2021Date of Patent: July 11, 2023Assignee: Infineon Technologies AGInventors: Thomas Stoek, Frank Daeche, Chee Voon Tan
-
Patent number: 11688700Abstract: Methods and apparatus for providing an assembly including a base substrate, a lid substrate, and a ring frame between the base substrate and the lid substrate to define a protected volume, where the ring frame includes through vias. A die may be contained in the protected volume. Sensor circuitry can include conductive pillars in the protected volume and the die can include circuity to determine an impedance of the pad and the pillars for tamper detection. An edge cap can be coupled to at least one side of the assembly for tamper detection.Type: GrantFiled: June 11, 2021Date of Patent: June 27, 2023Assignee: RAYTHEON COMPANYInventors: Jason M. Kehl, Jason G. Milne, Steve F. Mayrose, Aaron George
-
Patent number: 11674721Abstract: A refrigerator according to an embodiment of the present invention includes: a compressor configured to compress a refrigerant; and an inverter module configured to control the compressor, wherein the inverter module includes: a heatsink provided with a cooling passage through which coolant passes; a coolant inlet connected to the heatsink to communicate with an inlet of the cooling passage; a coolant outlet connected to the heatsink to communicate with an outlet of the cooling passage; at least one insulated gate bipolar transistor (IGBT) disposed on a top surface of the heatsink; and at least one diode disposed to be spaced apart from the IGBT on the top surface of the heatsink, wherein the cooling passage includes: an IGBT cooling passage that is closer to the coolant inlet among the coolant inlet and the coolant outlet; and a diode cooling passage that is closer to the coolant outlet among the coolant inlet and the coolant outlet, wherein the diode cooling passage is disposed behind the IGBT cooling passaType: GrantFiled: July 10, 2019Date of Patent: June 13, 2023Assignee: LG ELECTRONICS INC.Inventors: Kiwook Lee, Namsoo Lee, Chanmyung Park
-
Patent number: 11676901Abstract: A semiconductor device includes a lower wafer including a first substrate, a first dielectric layer that is defined on the first substrate, and a first wiring line that is defined in the first dielectric layer; an upper wafer including a second substrate, an isolation layer that is defined in an upper surface of the second substrate, a second dielectric layer, bonded to an upper surface of the first dielectric layer, that covers a lower surface of the second substrate and that includes at least one portion defined in the lower surface of the second substrate below and in contact with the isolation layer, and a third dielectric layer that is defined on the upper surface of the second substrate, and a second wiring line that is defined on the third dielectric layer; and a through via passing through, under the second wiring line, the third dielectric layer, the isolation layer, the second dielectric layer under the isolation layer and the first dielectric layer, and coupling the second wiring line and the firstType: GrantFiled: January 13, 2021Date of Patent: June 13, 2023Assignee: SK hynix Inc.Inventor: Sung Lae Oh
-
Patent number: 11664292Abstract: A semiconductor package may include a package substrate, an interposer, a logic chip, at least one memory chip and a heat sink. The interposer may be located over an upper surface of the package substrate. The interposer may be electrically connected with the package substrate. The logic chip may be located over an upper surface of the interposer. The logic chip may be electrically connected with the interposer. The memory chip may be located over an upper surface of the interposer. The memory chip may be electrically connected with the interposer and the logic chip. The heat sink may make thermal contact with the upper surface of the logic chip to dissipate heat in the logic chip.Type: GrantFiled: June 7, 2021Date of Patent: May 30, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Ae-Nee Jang, Seung-Duk Baek, Tae-Heon Kim
-
Patent number: 11664781Abstract: MEMS based sensors, particularly capacitive sensors, potentially can address critical considerations for users including accuracy, repeatability, long-term stability, ease of calibration, resistance to chemical and physical contaminants, size, packaging, and cost effectiveness. Accordingly, it would be beneficial to exploit MEMS processes that allow for manufacturability and integration of resonator elements into cavities within the MEMS sensor that are at low pressure allowing high quality factor resonators and absolute pressure sensors to be implemented. Embodiments of the invention provide capacitive sensors and MEMS elements that can be implemented directly above silicon CMOS electronics.Type: GrantFiled: September 14, 2020Date of Patent: May 30, 2023Assignee: Stathera IP Holdings Inc.Inventors: Vamsy Chodavarapu, George Xereas
-
Patent number: 11658070Abstract: A method of forming a semiconductor structure includes following steps. A first wafer is bonded to a second wafer, in which the first wafer includes a first substrate and a first conductive pad above a first surface of the first substrate, and the second wafer comprises a second substrate and a second conductive pad above a second surface of the second substrate. A mask layer is formed above the first substrate. The mask layer and the first substrate are etched to form a first opening in the first substrate. A sacrificial spacer is formed in the first substrate at a sidewall of the first opening. The first conductive pad is etched to form a second opening communicated to the first opening. A conductive material is filled in the first opening and the second opening to form a conductive structure interconnecting the first and second conductive pads.Type: GrantFiled: December 8, 2021Date of Patent: May 23, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chiang-Lin Shih, Shing-Yih Shih
-
Patent number: 11658045Abstract: A method for producing an electronic arrangement includes providing an aluminium body and a power electronic unit. The power electronic unit includes a base plate and an electronic component. The method includes pre-treating a joining region of a main surface of the aluminium body; coating the pre-treated joining region with a sinter paste including at least one of copper particles and silver particles; positioning the power electronic unit with a second side of the base plate on the main surface of the aluminium body; joining the power electronic unit and the aluminium body in the joining region with supply of heat, wherein the aluminium body and the power electronic unit are connected via the sinter paste in a materially bonded and heat-transferring manner.Type: GrantFiled: November 10, 2020Date of Patent: May 23, 2023Inventor: Matthias Tuerpe
-
Patent number: 11651976Abstract: Optical packages and methods of fabrication are described. In an embodiment, a controller chip is embedded along with optical components, including a photodetector (PD) and one or more emitters, in a single package.Type: GrantFiled: June 24, 2020Date of Patent: May 16, 2023Assignee: Apple Inc.Inventors: Kishore N. Renjan, Bilal Mohamed Ibrahim Kani, Kyusang Kim, Manoj Vadeentavida, Pierpaolo Lupo, Prashanth S. Holenarsipur, Praveesh Chandran, Vinodh Babu, Yuta Kuboyama
-
Patent number: 11626376Abstract: A semiconductor device of an embodiment includes a first chip having a memory cell array, and a second chip having a control circuit. The first chip includes a substrate, a pad, a first structural body, and a second structural body. The substrate is arranged on the side opposite to a joined face of the first chip joined to the second chip, and includes a first face, a second face, and an opening extending from the second face to the first face in a first region. The memory cell array is provided between the first face and the opposed joined face. The pad is provided in the opening. The first structural body is provided between the first face and the joined face, and is electrically connected to the pad. The second structural body is provided between the first face and the joined face in the first region.Type: GrantFiled: June 17, 2021Date of Patent: April 11, 2023Assignee: Kioxia CorporationInventor: Yuji Setta
-
Patent number: 11605595Abstract: Disclosed is an apparatus and methods for making same. The apparatus includes a first insulating layer, a first metal layer disposed on a surface of the first insulating layer, and a metallization structure embedded in the first insulating layer. The metallization structure occupies only a portion of a volume of the first insulating layer. The metallization structure has a line density greater than a line density of the first metal layer.Type: GrantFiled: August 14, 2020Date of Patent: March 14, 2023Assignee: QUALCOMM INCORPORATEDInventors: Aniket Patil, Hong Bok We, Kuiwon Kang
-
Patent number: 11600607Abstract: A semiconductor module may include a system board including a top surface and a bottom surface, a module substrate provided on the top surface of the system board, a system semiconductor package mounted on the module substrate, and first and second power management semiconductor packages mounted on the module substrate. The first and second power management semiconductor packages may be spaced apart from each other in a first direction, which is parallel to a top surface of the module substrate, with the system semiconductor package interposed therebetween.Type: GrantFiled: January 16, 2020Date of Patent: March 7, 2023Assignee: Samsung Electronics Co., Ltd.Inventor: Heungkyu Kwon
-
Patent number: 11581292Abstract: A printed circuit board (PCB) system includes a first printed circuit board (PCB), an integrated circuit (IC) package, and a memory module. The IC package includes i) a package substrate, ii) a main IC chip that is electrically coupled to a top surface of the package substrate, iii) first contact structures that are disposed on a bottom surface of the package substrate and that are electrically coupled to the first PCB, and iv) second contact structures that are disposed on a top surface of the package substrate. The memory module includes i) a second PCB, ii) one or more memory IC chips that are disposed on the second PCB, and iii) third contact structures that are disposed on a bottom surface of the second PCB. An interposer electrically couples the second contact structures of the IC package with the third contact structures of the memory module.Type: GrantFiled: June 10, 2020Date of Patent: February 14, 2023Assignee: Marvell Israel (M.I.S.L) Ltd.Inventors: Dan Azeroual, Liav Ben Artsi
-
Patent number: 11569210Abstract: A package structure, including a redistribution circuit layer, a first die, a dielectric body, a first connection circuit, a patterned insulating layer, a second die and a third die, is provided. The first die is disposed on the redistribution circuit layer and is electrically connected to the redistribution circuit layer. The dielectric body is disposed on the redistribution circuit layer and covers the first die. The first connection circuit is disposed on the dielectric body and is electrically connected to the redistribution circuit layer. The patterned insulating layer covers the first connection circuit. A portion of the patterned insulating layer is embedded in the dielectric body. The second die is disposed on the dielectric body and is electrically connected to the first connection circuit. The third die is disposed on the redistribution circuit layer, is opposite to the first die, and is electrically connected to the redistribution circuit layer.Type: GrantFiled: June 9, 2021Date of Patent: January 31, 2023Assignee: Powertech Technology Inc.Inventors: Shang-Yu Chang Chien, Nan-Chun Lin, Hung-Hsin Hsu
-
Patent number: 11538695Abstract: The embodiments of the present disclosure relate to a packaging method, a panel assembly, a wafer package and a chip package. The semiconductor device packaging method includes: providing at least one wafer including a first surface and a second surface opposite to each other and a side surface connecting the first surface and the second surface, the first surface being an active surface; forming a connection portion on the side surface of the at least one wafer around the wafer, the wafer and the connection portion forming a panel assembly, the connection portion includes a third surface on the same side of the first surface of the wafer and a fourth surface on the same side as the second surface of the wafer, the third surface and the first surface forming a to-be-processed surface of the panel assembly; and forming a first dielectric layer on the first surface of the wafer. The packaging method of the embodiments of the present disclosure may improve packaging efficiency and utilization of a wafer.Type: GrantFiled: December 5, 2019Date of Patent: December 27, 2022Assignee: PEP INNOVATION PTE. LTD.Inventor: Jimmy Chew
-
Patent number: 11538744Abstract: This disclosure relates to a cascode HEMT semiconductor device including a lead frame, a die pad attached to the lead frame, and a HEMT die attached to the die pad. The HEMT die includes a HEMT source and a HEMT drain on a first side, and a HEMT gate on a second side. The device further includes a MOSFET die attached to the source of the HEMT die, and the MOSFET die includes a MOSFET source, a MOSFET gate and a MOSFET drain. The MOSFET drain is connected to the HEMT source, and the MOSFET source includes a MOSFET source clip. The MOSFET source clip includes a pillar so to connect the MOSFET source to the HEMT gate, and the connection between the MOSFET source to the HEMT gate is established by a conductive material.Type: GrantFiled: March 17, 2021Date of Patent: December 27, 2022Assignee: Nexperia B.V.Inventors: Ricardo Yandoc, Robert Montgomery, Adam Thomas Rosillo
-
Patent number: 11532535Abstract: A semiconductor die package and a method of forming the same are provided. The semiconductor die package includes a package substrate, and a first semiconductor die and a second semiconductor die disposed thereon. A ring structure is attached to the package substrate and surrounds the semiconductor dies. A lid structure is attached to the ring structure and disposed over the semiconductor dies, and has an opening exposing the second semiconductor die. A heat sink is disposed over the lid structure and has a portion extending into the opening of the lid structure. A first thermal interface material (TIM) layer is interposed between the lid structure and the first semiconductor die. A second TIM layer is interposed between the extending portion of the heat sink and the second semiconductor die. The first TIM layer has a thermal conductivity higher than the thermal conductivity of the second TIM layer.Type: GrantFiled: April 14, 2021Date of Patent: December 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Sheng Lin, Po-Yao Lin, Shu-Shen Yeh, Chin-Hua Wang, Shin-Puu Jeng
-
Patent number: 11527496Abstract: A semiconductor device including a relatively thin interposer excluding a through silicon hole and a manufacturing method thereof are provided. The method includes forming an interposer on a dummy substrate. The forming of the interposer includes, forming a dielectric layer on the dummy substrate, forming a pattern and a via on the dielectric layer, and forming a seed layer at the pattern and the via of the dielectric layer and forming a redistribution layer and a conductive via on the seed layer. A semiconductor die is connected with the conductive via facing an upper portion of the interposer, and the semiconductor die is encapsulated with an encapsulant. The dummy substrate is removed from the interposer. A bump is connected with the conductive via facing a lower portion of the interposer.Type: GrantFiled: June 2, 2020Date of Patent: December 13, 2022Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.Inventors: Jong Sik Paek, Won Chul Do, Doo Hyun Park, Eun Ho Park, Sung Jae Oh
-
Patent number: 11521931Abstract: Disclosed herein are microelectronic structures including bridges, as well as related assemblies and methods. In some embodiments, a microelectronic structure may include a substrate and a bridge.Type: GrantFiled: June 16, 2020Date of Patent: December 6, 2022Assignee: Intel CorporationInventors: Jason M. Gamba, Nitin A. Deshpande, Mohit Bhatia, Omkar G. Karhade, Bai Nie, Gang Duan, Kristof Kuwawi Darmawikarta, Wei-Lun Jen
-
Patent number: 11521925Abstract: A semiconductor module, including a board that has first and second conductive plates located side by side on a first insulating plate, a first external connection terminal located on the first conductive plate, first and second semiconductor chips respectively disposed on the first and second conductive plates, and a printed-circuit board including a second insulating plate and first and second wiring boards located on a first principal plane of the second insulating plate. The first wiring board electrically connects an upper surface electrode of the first semiconductor chip and a relay area on the second conductive plate. The second wiring board is electrically connected to an upper surface electrode of the second semiconductor chip. The semiconductor module further includes a second external connection terminal electrically connected to an end portion of the second wiring board and formed on the second principal plane of the second insulating plate.Type: GrantFiled: October 23, 2020Date of Patent: December 6, 2022Assignee: FUJI ELECTRIC CO., LTD.Inventors: Akira Hirao, Yoshinari Ikeda, Motohito Hori
-
Patent number: 11515241Abstract: A semiconductor device package includes a first dielectric layer, a conductive pad and an electrical contact. The first dielectric layer has a first surface and a second surface opposite to the first surface. The conductive pad is disposed within the first dielectric layer. The conductive pad includes a first conductive layer and a barrier. The first conductive layer is adjacent to the second surface of the first dielectric layer. The first conductive layer has a first surface facing the first surface of the first dielectric layer and a second surface opposite to the first surface. The second surface of the first conductive layer is exposed from the first dielectric layer. The barrier layer is disposed on the first surface of the first conductive layer. The electrical contact is disposed on the second surface of the first conductive layer of the conductive pad.Type: GrantFiled: March 16, 2021Date of Patent: November 29, 2022Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Yung-Shun Chang, Teck-Chong Lee
-
Patent number: 11502055Abstract: Discussed is an assembly apparatus for assembling a semiconductor light emitting diode to a display panel, the assembly apparatus including an assembly module including at least one magnetic member and a magnetic member accommodator having at least one magnetic member accommodation hole, and a rotary module connected to the assembly module to rotate the assembly module along an orbit.Type: GrantFiled: November 20, 2019Date of Patent: November 15, 2022Assignee: LG ELECTRONICS INC.Inventors: Hyunwoo Cho, Bongchu Shim, Dohee Kim
-
Patent number: 11462487Abstract: A semiconductor package includes a frame, a semiconductor chip, a through via, a connection pad, a lower redistribution layer on the bottom surfaces of the frame and the semiconductor chip, a connection terminal on the lower redistribution layer, an encapsulant covering the top surfaces of the frame and the semiconductor chip, and an upper redistribution layer on the encapsulant. The lower redistribution layer includes a lower insulating layer, a lower redistribution pattern, and an under-bump metal (UBM). The upper redistribution layer includes an upper insulating layer, an upper redistribution pattern, an upper via, and an upper connection pad. The lower insulating layer includes an inner insulating pattern surrounding the side surface of the UBM and an outer insulating pattern surrounding the side surface of the inner insulating pattern. The cyclization rate of the inner insulating pattern is higher than the cyclization rate of the outer insulating pattern.Type: GrantFiled: August 25, 2020Date of Patent: October 4, 2022Assignee: Samsung Electronics Co., Ltd.Inventor: Yuseon Heo
-
Patent number: 11456240Abstract: A semiconductor device and method of manufacture are presented in which a first semiconductor device and second semiconductor device are bonded to a first wafer and then singulated to form a first package and a second package. The first package and second package are then encapsulated with through interposer vias, and a redistribution structure is formed over the encapsulant. A separate package is bonded to the through interposer vias.Type: GrantFiled: August 24, 2020Date of Patent: September 27, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Sung-Feng Yeh, Ming-Fa Chen, Hsien-Wei Chen, Tzuan-Horng Liu
-
Patent number: 11450535Abstract: A semiconductor package comprising a fan-out structure and a manufacturing method therefor are disclosed. A semiconductor package according to an embodiment of the present invention comprises: a wiring unit comprising an insulation layer and a wiring layer; a semiconductor chip mounted on the wiring unit and coupled to the wiring layer by flip-chip bonding; a filling member for filling a gap between the semiconductor chip and the wiring unit; and a film member for performing coating so as to cover one surface of each of the semiconductor chip, the filling member, and the wiring unit.Type: GrantFiled: April 3, 2017Date of Patent: September 20, 2022Assignee: NEPES CO., LTD.Inventors: Yong-Tae Kwon, Jun-Kyu Lee, Si Woo Lim, Dong-Hoon Oh, Jun-Sung Ma, Tae-Won Kim
-
Patent number: 11444051Abstract: A semiconductor device, and method of making the same, comprising a plurality of conductive studs formed over an active surface of a semiconductor die. The plurality of conductive studs may be disposed around a device mount site, wherein the device mount site comprises conductive interconnects comprising a height less than a height of the plurality of conductive studs. An encapsulant may be disposed around the semiconductor die and the conductive studs. A portion of the conductive studs may be exposed from the encapsulant at a planar surface. A build-up interconnect structure comprising one or more layers may be disposed over and coupled to the planar surface, the conductive studs, and the conductive interconnect. A device may be coupled to the conductive interconnects of the device mount site.Type: GrantFiled: November 22, 2021Date of Patent: September 13, 2022Assignee: Deca Technologies USA, Inc.Inventors: Clifford Sandstrom, Benedict San Jose, Timothy L. Olson, Craig Bishop
-
Patent number: 11444067Abstract: An interposer comprises a semiconductor material and includes cache memory under a location on the interposer for a host device. Memory interface circuitry may also be located under one or more locations on the interposer for memory devices. Microelectronic device assemblies incorporating such an interposer and comprising a host device and multiple memory devices are also disclosed, as are methods of fabricating such microelectronic device assemblies.Type: GrantFiled: December 16, 2019Date of Patent: September 13, 2022Assignee: Micron Technology, Inc.Inventors: Owen R. Fay, Chan H. Yoo
-
Patent number: 11437303Abstract: A microelectronic device has a substrate attached to a substrate pad on a first face of the substrate, and a component attached to the substrate on the first face. The substrate has a component placement guide on the first face. The substrate has a singulation guide on a second face of the substrate, located opposite from the first face. The microelectronic device is formed by attaching the component to a substrate sheet which contains the substrate. The substrate sheet with the component is mounted on a singulation film so that the component contacts the singulation film. The singulation guide on the second face of the substrate is located opposite from the singulation film. The substrate is singulated from the substrate sheet. The substrate with the component is attached to the substrate pad on the first face of the substrate, adjacent to the component.Type: GrantFiled: February 12, 2019Date of Patent: September 6, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chang-Yen Ko, J K Ho
-
Patent number: 11437302Abstract: Provided are a semiconductor module capable of easily connecting extraction pin with a wiring board and having reliable connections, and a method for manufacturing the same. A semiconductor module includes: a multilayer board having a semiconductor device mounted thereon, the multilayer board electrically connecting to the semiconductor device; an extraction pin electrically connecting to one of the semiconductor device and the multilayer board; and a wiring board bonded to the extraction pin for electrical connection. The extraction pin has a press-fit. The wiring board has a hole portion bonded with the press-fit of the extraction pin. The base materials of the press-fit of the extraction pin and the hole portion of the wiring board are copper (Cu). A bonded portion between the base materials of press-fit and the corresponding hole portion of the wiring board includes a CuSnNi alloy layer.Type: GrantFiled: April 28, 2021Date of Patent: September 6, 2022Assignee: FUJI ELECTRIC CO., LTD.Inventors: Naoyuki Kanai, Yuichiro Hinata
-
Patent number: 11439050Abstract: A mark recognition device is applied to a substrate including a marked region. The mark recognition device includes; an image collecting mechanism and a first light source. The first light source emits a light beam, the light beam includes a first light beam and a second light beam. The first light beam is irradiated to the marked region of the substrate and blocked by a mark of the marked region to generate a marked orthographic projection on the image collecting mechanism. The second light beam is transmitted to the image collecting mechanism to form transmitted light. The image collecting mechanism recognizes the mark according to the marked orthographic projection of the mark and the second light beam. Recognition accuracy of the mark is effectively improved in embodiments of the present application.Type: GrantFiled: December 18, 2019Date of Patent: September 6, 2022Assignee: KunShan Go-Visionox Opto-Electronics Co., Ltd.Inventors: Yateng Wang, Peilin Xiong, Dong Han
-
Patent number: 11437348Abstract: Microelectronic assemblies, and related devices and methods, are disclosed herein. For example, in some embodiments, a microelectronic assembly may include a package substrate, a first die coupled to the package substrate with first interconnects, and a second die coupled to the first die with second interconnects, wherein the second die is coupled to the package substrate with third interconnects, a communication network is at least partially included in the first die and at least partially included in the second die, and the communication network includes a communication pathway between the first die and the second die.Type: GrantFiled: December 21, 2020Date of Patent: September 6, 2022Assignee: Intel CorporationInventors: Adel A. Elsherbini, Amr Elshazly, Arun Chandrasekhar, Shawna M. Liff, Johanna M. Swan
-
Patent number: 11424248Abstract: The invention involves a method of manufacturing a bonded semiconductor structure, comprising providing a support substrate which carries a transistor, and providing an interconnect region earned by the support substrate. The interconnect region includes a first multiple bypass bitline having an upper bypass interconnect and upper bypass via. The method includes providing a first conductive bonding layer carried by the interconnect region, wherein the first conductive bonding layer is connected to the upper bypass interconnect through the upper bypass via, and providing a vertical transistor carried by the first conductive bonding layer, the vertical transistor being in communication with the transistor through the interconnect region. The first multiple bypass bitline reduces the impedance experienced by the vertical transistor.Type: GrantFiled: September 25, 2020Date of Patent: August 23, 2022Assignee: BeSang Inc.Inventor: Sang-Yun Lee
-
Patent number: 11417620Abstract: A package structure includes a first dielectric layer, a first semiconductor device over the first dielectric layer, a first redistribution line in the first dielectric layer, a second dielectric layer over the first semiconductor device, a second semiconductor device over the second dielectric layer, a second redistribution line in the second dielectric layer, a conductive through-via over the first dielectric layer and electrically connected to the first redistribution line, a conductive ball over the conductive through-via and electrically connected to the second redistribution line, and a molding material. The molding material surrounds the first semiconductor device, the conductive through-via, and the conductive ball, wherein a top of the conductive ball is higher than a top of the molding material.Type: GrantFiled: September 18, 2020Date of Patent: August 16, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shin-Puu Jeng, Shuo-Mao Chen, Feng-Cheng Hsu
-
Patent number: 11404341Abstract: A package includes a die, a plurality of conductive structures, an encapsulant, and a redistribution structure. The die has an active surface and a rear surface opposite to the active surface. The conductive structures surround the die. The conductive structures include elliptical columns. The encapsulant encapsulates the die and the conductive structures. The redistribution structure is over the active surface of the die and the encapsulant. The redistribution structure is electrically connected to the die and the conductive structures.Type: GrantFiled: February 24, 2020Date of Patent: August 2, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sheng-Huan Chiu, Chun-Jen Chen, Chen-Shien Chen, Kuo-Chio Liu, Kuo-Hui Chang, Chung-Yi Lin, Hsi-Kuei Cheng, Yi-Jen Lai
-
Patent number: 11404345Abstract: A semiconductor package is described. The semiconductor package includes a passive substrate and a first integrated passive device (IPD) in a first interlayer-dielectric (ILD) layer on the passive substrate. The semiconductor package also includes a second ILD layer on the first ILD layer. The semiconductor package further includes a second IPD in a third ILD layer on the second ILD layer. The semiconductor package also includes a thermal mitigation structure on inductive elements of the second IPD.Type: GrantFiled: June 10, 2020Date of Patent: August 2, 2022Assignee: QUALCOMM IncorporatedInventors: Je-Hsiung Lan, Jonghae Kim, Ranadeep Dutta