With Electrical Circuit Layout Patents (Class 438/129)
-
Patent number: 8216888Abstract: A method of forming an integrated circuit structure includes providing a substrate including a first active region and a second active region; forming a gate electrode layer over the substrate; and etching the gate electrode layer. The remaining portions of the gate electrode layer include a first gate strip and a second gate strip substantially parallel to each other; and a sacrificial strip unparallel to, and interconnecting, the first gate strip and the second gate strip. The sacrificial strip is between the first active region and the second active region. The method further includes forming a mask layer covering portions of the first gate strip and the second gate strip, wherein the sacrificial strip and portions of the first gate strip and the second gate strip are exposed through an opening in the mask layer; and etching the sacrificial strip and the portions of the first gate strip and the second gate strip through the opening.Type: GrantFiled: April 4, 2011Date of Patent: July 10, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Harry Chuang, Kong-Beng Thei
-
Publication number: 20120161096Abstract: A phase change memory device with reduced programming disturbance and its operation are described. The phase change memory includes an array with word lines and bit lines and voltage controlling elements coupled to bit lines adjacent to an addressed bit line to maintain the voltage of the adjacent bit lines within an allowed range.Type: ApplicationFiled: December 28, 2010Publication date: June 28, 2012Inventors: Fabio Pellizzer, Antonino Rigano
-
Patent number: 8207557Abstract: Some embodiments include cross-point memory structures. The structures may include a line of first electrode material extending along a first horizontal direction, a multi-sided container of access device materials over the first electrode material, a memory element material within the multi-sided container, and a line of second electrode material over the memory element material and extending along a second horizontal direction that is orthogonal to the first horizontal direction. Some embodiments include methods of forming memory arrays. The methods may include forming a memory cell stack over a first electrode material, and then patterning the first electrode material and the memory cell stack into a first set of spaced lines extending along a first horizontal direction. Spaced lines of second electrode material may be formed over the first set of spaced lines, and may extend along a second horizontal direction that is orthogonal to the first horizontal direction.Type: GrantFiled: August 19, 2011Date of Patent: June 26, 2012Assignee: Micron Technology, Inc.Inventors: Scott Sills, Gurtej S. Sandhu
-
Patent number: 8206997Abstract: A probe having a sufficient height is manufactured by selectively depositing, over the main surface of a wafer, a copper film in a region in which a metal film is to be formed and a region which will be outside an adhesion ring when a probe card is fabricated; forming the metal film, polyimide film, interconnect, another polyimide film, another interconnect and a further polyimide film; and then removing the wafer and copper film. According to the present invention, when probe testing is performed using a prober (thin film probe) having the probe formed in the above-described manner while utilizing the manufacturing technology of semiconductor integrated circuit devices, it is possible to prevent breakage of the prober and a wafer to be tested.Type: GrantFiled: July 15, 2010Date of Patent: June 26, 2012Assignee: Renesas Electronics CorporationInventors: Akio Hasebe, Yasuhiro Motoyama, Yasunori Narizuka, Seigo Nakamura, Kenji Kawakami
-
Publication number: 20120153357Abstract: Briefly, in accordance with one or more embodiments, multilayer memory device, comprising a lower deck and an upper deck disposed on the lower deck, the decks comprising one or more memory cells coupled via one or more contacts. An isolation layer is disposed between the upper deck, and one or more contacts are formed between the upper deck and the lower deck to couple one or more of the contact lines of the upper deck with one or more contact lines of the lower deck.Type: ApplicationFiled: December 16, 2010Publication date: June 21, 2012Inventors: Sanh D. Tang, John Zahurak, Shane Trapp, Krishna K. Parat
-
Patent number: 8203173Abstract: A semiconductor integrated circuit has: a substrate; a basic logic cell placed on the substrate and configured to function as a part of a logic circuit; and a dummy cell placed on the substrate and not configured to function as a part of a logic circuit. The basic logic cell includes a diffusion layer formed in the substrate, and a distance from the diffusion layer to a boundary between the basic logic cell and another cell adjacent to the basic logic cell is equal to a first distance. The dummy cell includes a dummy diffusion layer that is a diffusion layer formed in the substrate, and a distance from the dummy diffusion layer to a boundary between the dummy cell and another cell adjacent to the dummy cell is equal to the first distance.Type: GrantFiled: July 7, 2009Date of Patent: June 19, 2012Assignee: Renesas Electronics CorporationInventor: Toshifumi Uemura
-
Publication number: 20120147675Abstract: A NAND string of memory cells has stacks of split word lines (gates), with resulting increased bit density. Variants add a top assist gate to the NAND string, a bottom assist gate to the NAND string, or both a top assist gate and a bottom assist gate to the NAND string.Type: ApplicationFiled: December 10, 2010Publication date: June 14, 2012Applicant: Macronix International Co., Ltd.Inventors: Hang-Ting Lue, Yi-Hsuan Hsiao
-
Patent number: 8198157Abstract: A non-volatile memory device may include a semiconductor substrate including an active region at a surface thereof, a first memory cell string on the active region, and a second memory cell string on the active region. The first memory cell string may include a first plurality of word lines crossing the active region between a first ground select line and a first string select line, and about a same first spacing may be provided between adjacent ones of the first plurality of word lines. The second memory cell string may include a second plurality of word lines crossing the active region between a second ground select line and a second string select line, and about the same first spacing may be provided between adjacent ones of the second plurality of word lines. Related methods are also discussed.Type: GrantFiled: September 20, 2011Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Sun Sel, Jung-Dal Choi, Young-Woo Park, Jin-Taek Park
-
Patent number: 8198657Abstract: A thin film transistor array panel includes an insulating substrate. A gate line is formed on the insulating substrate and has a gate electrode. A gate insulating layer is formed on the gate line. A semiconductor layer is formed on the gate insulating layer and overlaps the gate electrode. Diffusion barriers are formed on the semiconductor layer and contain nitrogen. A data line crosses the gate line and has a source electrode partially contacting the diffusion barriers and a drain electrode partially contacting the diffusion barriers and facing the source electrode. The drain electrode is on the gate electrode. A pixel electrode is electrically connected to the drain electrode.Type: GrantFiled: January 5, 2010Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Hoon Lee, Do-Hyun Kim, Chang-Oh Jeong, O-Sung Seo, Xin-Xing Li
-
Patent number: 8193044Abstract: A method of manufacturing an integrated circuit (IC), comprising: defining a plurality of continuous active areas; forming conducting lines extending over the active areas; and using the conducting lines as a mask, introducing dopant into the active areas. Connections are provided between doped regions and conducting lines to form first and second circuit portions, at least one active area being continuous between those portions. In that active area, connections are provided between doped regions and conducting lines to form a pair of diode-connected transistors in reverse bias to one another between the first and second circuit portions, connected so as to leave a shared, unconnected doped region between the pair. The present invention also relates to a corresponding IC.Type: GrantFiled: October 24, 2008Date of Patent: June 5, 2012Assignee: Icera Inc.Inventor: Trevor Monk Kenneth
-
Publication number: 20120129301Abstract: A method of manufacturing a semiconductor device, the method including, providing a first monocrystalline layer including semiconductor regions, overlaying the first monocrystalline layer with an isolation layer, transferring a second monocrystalline layer comprising semiconductor regions to overlay the isolation layer, wherein the first monocrystalline layer and the second monocrystalline layer are formed from substantially different crystal materials; and subsequently etching the second monocrystalline layer as part of forming at least one transistor in the second monocrystalline layer.Type: ApplicationFiled: October 14, 2011Publication date: May 24, 2012Applicant: MonolithIC 3D Inc.Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist, Israel Beinglass, Ze'ev Wurman, Paul Lim
-
Patent number: 8183554Abstract: A crossbar structure includes a first layer or layers including first p-type regions and first n-type regions, a second layer or layers including second p-type regions and second n-type regions, and a resistance programmable material formed between the first layer(s) and the second layer(s), wherein the first layer(s) and the second layer(s) include first and second intersecting wiring portions forming a crossbar array.Type: GrantFiled: June 13, 2008Date of Patent: May 22, 2012Inventor: Blaise Laurent Mouttet
-
Patent number: 8178905Abstract: In a layout structure capable of independent supply of a substrate or well potential from a power supply potential, further reduction in layout area is achieved. A reinforcing power supply cell is inserted in a cell line in which a plurality of cells are arranged in series. Each of the cells includes an impurity doped region for supplying a substrate or well potential NWVDD which is different from a positive power supply potential VDD to a p-type transistor arranging region. The reinforcing power supply cell includes a power supply impurity doped region to which an impurity doped region of an adjacent cell is electrically connected and a power supply wire provided in a wiring layer formed above the power supply impurity doped region and electrically connected to the power supply impurity doped region.Type: GrantFiled: January 11, 2008Date of Patent: May 15, 2012Assignee: Panasonic CorporationInventor: Tetsurou Toubou
-
Publication number: 20120112155Abstract: A method of forming a vertical interconnect for a memory device. The method includes providing a substrate having a surface region and defining a cell region, a first peripheral region, and a second peripheral region. A first thickness of dielectric material is formed overlying the surface region. A first bottom wiring structure spatially configured to extend in a first direction is formed overlying the first dielectric material for a first array of devices. A second thickness of a dielectric material is formed overlying the first wiring structure. The method includes forming an opening region in the first peripheral region. The opening region is configured to extend in a portion of at least the first thickness of dielectric material and the second thickness of dielectric material to expose a portion of the first wiring structure and to expose a portion of the substrate.Type: ApplicationFiled: November 4, 2010Publication date: May 10, 2012Applicant: Crossbar Inc.Inventor: Scott Brad HERNER
-
Patent number: 8173491Abstract: Structures and methods for standard cell layouts having variable rules for spacing of layers to cell boundaries are disclosed. In one embodiment, a first standard cell layout is provided with a conductive layer having at least two portions spaced apart by a minimum spacing distance, the conductive layer having at least one portion spaced from a cell boundary by a first spacing distance of less than half of the minimum spacing distance; a second standard cell disposed adjacent the first standard cell with at least one second portion of the conductive layer in the second cell disposed adjacent the first portion in the first standard cell and spaced apart from a common cell boundary by a second spacing greater than half of the minimum; wherein the sum of the first and second spacings is at least as great as the minimum spacing. A method for forming standard is disclosed.Type: GrantFiled: March 29, 2011Date of Patent: May 8, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Oscar M. K. Law, Manoj Achyutrao Joshi, Kong-Beng Thei, Harry Chuang
-
Publication number: 20120108016Abstract: Static random access memory cells and methods of making static random access memory cells are provided. The static random access memory cells contain two non-planar pass-gate transistors, two non-planar pull-up transistors, two non-planar pull-down transistors. A portion of a fin of the non-planar pull-up transistor is electrically connected to a portion of a fin of the non-planar pull-down transistor by an assist-bar. The methods involve forming an assist-fin between fins of a non-planar pull-up transistor and a non-planar pull-down transistor and between gate electrodes, and widening a width of the assist-fin to form the assist-bar so that a portion of the fin of non-planar pull-up transistor is electrically connected to a portion of the fin of non-planar pull-down transistor via the assist-bar.Type: ApplicationFiled: January 6, 2012Publication date: May 3, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hirohisa Kawasaki
-
Patent number: 8168479Abstract: A method of fabricating a resistance variable device includes forming selection devices on a substrate, forming a conductive layer on the selection devices, patterning the conductive layer in a first direction to form conductive patterns spaced apart from each other in the first direction and connecting a pair of adjacent selection devices to each other in the first direction, forming a resistance-variable-material-layer on the conductive patterns, and patterning the resistance-variable-material-layer and the conductive patterns in a second direction to form rows of resistance-variable material extending in the second direction and to form electrodes spaced apart from one another, such that each electrode corresponds to a separate selection device.Type: GrantFiled: March 4, 2010Date of Patent: May 1, 2012Assignee: Samsung Electronics Co., LtdInventor: Daewon Ha
-
Patent number: 8168478Abstract: The invention relates to a method for producing a matrix of electronic components, comprising a step of producing an active layer on a substrate, and a step of individualizing the components by forming trenches in the active layer at least until the substrate emerges. The method comprises steps of depositing a layer of functional material on the active layer, depositing a photosensitive resin on the layer of material in such a way as to fill said trenches and to form a thin film on the upper face of the components, at least partially exposing the resin to radiation while underexposing the portion of resin in the trenches, developing the resin in such a way as to remove the properly exposed portion thereof, removing the functional material layer portion that shows through after the development step, and removing the remaining portion of resin.Type: GrantFiled: August 18, 2011Date of Patent: May 1, 2012Assignee: Commissariat a l'Energie AtomiqueInventors: Francois Marion, Olivier Gravrand
-
Patent number: 8163614Abstract: A method for fabricating a NAND type flash memory device includes defining a select transistor region and a memory cell region in a semiconductor substrate, forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over a semiconductor substrate, etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer, forming a low resistance layer in the opening, forming a control gate conductive layer over the semiconductor substrate, and etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer to form gate stacks of memory cells and source/drain select transistors.Type: GrantFiled: November 30, 2010Date of Patent: April 24, 2012Assignee: Hynix Semiconductor Inc.Inventors: Nam-Kyeong Kim, Won Sic Woo
-
Patent number: 8150315Abstract: A method for verifying alignment between first and second integrated devices coupled together using a reference and a coupling capacitor, including: transmitting a reference signal on a transmission electrode of the reference capacitor; receiving a coupling signal on a reception electrode of the reference capacitor; amplifying the coupling signal, generating a reception reference signal; generating a reception control signal as a function of the reception reference signal; transmitting a communication signal on an electrode of the coupling capacitor; receiving a reception signal on an electrode of the coupling capacitor; amplifying the reception signal, generating a first compensated signal; controlling a level of amplification of amplifying the coupling signal and the reception signal as a function of the reception control signal; and detecting a possible misalignment between the first and second devices based on an amplitude of the communication signal and an amplitude of the compensated signal.Type: GrantFiled: June 29, 2010Date of Patent: April 3, 2012Assignee: STMicroelectronics S.r.l.Inventors: Roberto Canegallo, Mauro Scandiuzzo, Eleonora Franchi Scarselli, Antonio Gnudi, Roberto Guerrieri
-
Publication number: 20120077318Abstract: A method of making a device includes providing a first device level containing first semiconductor rails separated by first insulating features, forming a sacrificial layer over the first device level, patterning the sacrificial layer and the first semiconductor rails in the first device level to form a plurality of second rails extending in a second direction, wherein the plurality of second rails extend at least partially into the first device level and are separated from each other by rail shaped openings which extend at least partially into the first device level, forming second insulating features between the plurality of second rails, removing the sacrificial layer, and forming second semiconductor rails between the second insulating features in a second device level over the first device level. The first semiconductor rails extend in a first direction. The second semiconductor rails extend in the second direction different from the first direction.Type: ApplicationFiled: December 2, 2011Publication date: March 29, 2012Inventors: Vinod Robert PURAYATH, George MATAMIS, James KAI, Takashi ORIMOTO
-
Patent number: 8145851Abstract: An integrated device able to simplify interconnects up to memories, able to prevent a reduction of performance due to an increase of area and longer interconnects, and able to speed up memory access. An input/output port of a processing module, memory interfaces, and memory banks are connected by connection interconnects arranged in a matrix in a first direction and a second direction above an arrangement region of a plurality of memory macros. As connection interconnects, command information interconnects and data interconnects are included. The command information interconnects are formed by private interconnects, while the data interconnects are formed by private interconnects for at least the second direction interconnects.Type: GrantFiled: September 6, 2006Date of Patent: March 27, 2012Assignee: Sony CorporationInventor: Motofumi Kashiwaya
-
Patent number: 8145341Abstract: Methods and apparatus, including computer program products, for product based configuration and control of manufacturing equipment. The present invention provides a method for manufacturing. The method includes identifying components to be mounted on a printed circuit board of a product and generating information that specifies the components. The method includes determining, for each of the identified components, the location on the printed circuit board where the component is to be mounted and generating coordinates that indicate the location. The coordinates are of a coordinate system having a frame of reference that is independent from any master printed circuit board. The method includes associating the generated information with the product.Type: GrantFiled: February 27, 2007Date of Patent: March 27, 2012Inventors: Brian B. Jaroszewski, Hardy Cross Dillard
-
Patent number: 8143152Abstract: A semiconductor device 100 includes: a silicon substrate 102; a first gate 114a including a gate electrode 108 formed on the silicon substrate 102 and sidewalls 112 formed on the sidewalls of the gate electrode 108; a silicide layer 132 formed lateral to the sidewalls 112 of the first gate 114a on a surface of the silicon substrate 102; and a contact 164 which overlaps at least partially in plan view with the first gate 114a and reaches to the silicide layer 132 of the surface of the silicon substrate 102; wherein an insulator film is located between the contact 164 and the gate electrode 108 of the first gate 114a.Type: GrantFiled: July 15, 2009Date of Patent: March 27, 2012Assignee: Renesas Electronics CorporationInventor: Masashige Moritoki
-
Patent number: 8136070Abstract: A dummy cell pattern for shallow trench isolation (STI). Active and shallow trench isolation areas are bounded by a circumference. An active area pattern completely overlaps the active area and a first polysilicon pattern in the shallow trench isolation area is outside the active area pattern. Layout methods using the same are also disclosed.Type: GrantFiled: June 17, 2010Date of Patent: March 13, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kelvin Yih-Yuh Doong, Chin-Chiu Hsia
-
Patent number: 8133765Abstract: The invention relates to a high-frequency integrated circuit requiring ESD protection for a circuit node. One or more metallic layer is deposited within the integrated circuit and patterned to form a transmission line. The metallic layers are generally already present in the integrated circuit for signal routing. The transmission line is coupled between the circuit node and a terminal of an ESD protection device, with a transmission line return conductor coupled to a high-frequency ground. The transmission line is formed with an electrical length that transforms the impedance of the ESD protection device substantially into an open circuit at the circuit node at an operational frequency of the integrated circuit. The other terminal of the ESD protection device is coupled to the high-frequency ground.Type: GrantFiled: November 16, 2010Date of Patent: March 13, 2012Assignee: Infineon Technologies AGInventors: Uwe Hodel, Wolfgang Soldner
-
Patent number: 8129221Abstract: Example embodiments relate to semiconductor packages and methods of forming the same. A semiconductor package according to example embodiments may include a printed circuit board (PCB), a first semiconductor chip mounted on the PCB, and a chip package mounted on the first semiconductor chip. The chip package may be in direct contact with the first semiconductor chip.Type: GrantFiled: August 2, 2011Date of Patent: March 6, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Joo Hwang, Tae-Gyeong Chung, Eun-Chul Ahn
-
Patent number: 8105885Abstract: Hardened programmable logic devices are provided with programmable circuitry. The programmable circuitry may be hardwired to implement a custom logic circuit. Generic fabrication masks may be used to form the programmable circuitry and may be used in manufacturing a product family of hardened programmable logic devices, each of which may implement a different custom logic circuit. Custom fabrication masks may be used to hardwire the programmable circuitry to implement a specific custom logic circuit. The programmable circuitry may be hardwired in such a way that signal timing characteristics of a hardened programmable logic device that implements a custom logic circuit may match the signal timing characteristics of a programmable logic device that implements the same custom logic circuit using configuration data.Type: GrantFiled: August 6, 2010Date of Patent: January 31, 2012Assignee: Altera CorporationInventors: Andy L. Lee, Jeffrey T. Watt
-
Patent number: 8102456Abstract: A CCD containing circuit and method for making the same. The circuit includes a CCD array and a protection circuit. The CCD array is constructed on an integrated circuit substrate and includes a plurality of gate electrodes that are insulated from the substrate by an insulating layer. The gate electrodes are connected to a conductor bonded to the substrate. The protection circuit is also constructed on the substrate. The protection circuit is connected to the conductor and to the substrate and protects the CCD array from both negative and positive voltage swings generated by electrostatic discharge events and the like. The protection circuit and the CCD can be constructed in the same integrated circuit fabrication process.Type: GrantFiled: June 18, 2010Date of Patent: January 24, 2012Assignee: BAE Systems Imaging Solutions, Inc.Inventor: Boyd Fowler
-
Patent number: 8097498Abstract: A method of making a device includes providing a first device level containing first semiconductor rails separated by first insulating features, forming a sacrificial layer over the first device level, patterning the sacrificial layer and the first semiconductor rails in the first device level to form a plurality of second rails extending in a second direction, wherein the plurality of second rails extend at least partially into the first device level and are separated from each other by rail shaped openings which extend at least partially into the first device level, forming second insulating features between the plurality of second rails, removing the sacrificial layer, and forming second semiconductor rails between the second insulating features in a second device level over the first device level. The first semiconductor rails extend in a first direction. The second semiconductor rails extend in the second direction different from the first direction.Type: GrantFiled: January 25, 2010Date of Patent: January 17, 2012Assignee: SanDisk 3D LLCInventors: Vinod Robert Purayath, George Matamis, James Kai, Takashi Orimoto
-
Publication number: 20110317469Abstract: A non-volatile sampler including a row line for receiving an input signal to be sampled, the row line intersecting a number of column lines, non-volatile storage elements being disposed at intersections between the row line and the column lines; a bias voltage source connected to the column lines, the bias voltage source for selectively applying a bias voltage to at least one of the non-volatile storage elements to cause the at least one of the storage elements to store a sample of the input signal at the instance the bias voltage is applied.Type: ApplicationFiled: June 29, 2010Publication date: December 29, 2011Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Julien Borghetti, David A. Fattal, John Paul Strachan
-
Patent number: 8084303Abstract: In a memory cell array on a main surface of a semiconductor substrate, a floating gate electrode for accumulating charges for information is arranged. The floating gate electrode is covered with a cap insulating film and a pattern of an first insulating film formed thereon. Further, over the entire main surface of the semiconductor substrate, an second insulating film is deposited so that it covers the pattern of the first insulating film and a gate electrode. The second insulating film is formed by a silicon nitride film formed by a plasma CVD method. The first insulating film is formed by a silicon nitride film formed by a low-pressure CVD method. By the provision of such an first insulating film, it is possible to suppress or prevent water or hydrogen ions from diffusing to the floating gate electrode, and therefore, the data retention characteristics of a flash memory can be improved.Type: GrantFiled: April 30, 2010Date of Patent: December 27, 2011Assignee: Renesas Electronics CorporationInventors: Kazuyoshi Shiba, Hideyuki Yashima
-
Publication number: 20110298010Abstract: A cell library intended to be used to form an integrated circuit, this library defining a first cell including a first MOS transistor of minimum dimensions, and a second cell including a second MOS transistor of lower leakage current, wherein the second cell takes up the same surface area as the first cell, and the second MOS transistor has a gate of same length as the gate of the first MOS transistor across at least a first width in its central portion, and of greater length across at least a second width on either side of the central portion.Type: ApplicationFiled: February 8, 2011Publication date: December 8, 2011Applicants: STMicroelectronics SA, Commissariat A L'Energie Atomique Et Aux Energies Alternatives, STMicroelectronics (Crolles 2) SASInventors: Olivier Menut, Laurent Bergher, Emek Yesilada, Yorick Trouiller, Franck Foussadier, Raphaël Bingert
-
Patent number: 8067295Abstract: A double-side light receiving solar cell in a planer regular hexagon shape and having first electrodes on both surfaces are divided into four pieces by a line A-A? connecting two opposing apexes and by a line B-B? perpendicular to the line A-A? and connecting center points on two opposing sides. By matching oblique lines of two divided pieces without misalignment and with respective surfaces in an inversed state, the first electrodes on the same side of the two divided pieces align along the same single straight line. Then, the first electrodes that are on the same side are connected with a first inter connecter, thereby constructing a unit having a rectangular outline. Units thus constructed are arranged so that relevant sides match without misalignment. By handling on a unit basis as described above, it is possible to facilitate an arrangement of the cells and an electricity connection work.Type: GrantFiled: September 27, 2006Date of Patent: November 29, 2011Assignee: SANYO Electric Co., LtdInventors: Toshio Yagiura, Shingo Okamoto, Atsushi Nakauchi
-
Publication number: 20110287590Abstract: On embodiment of a contact structure may include a lower insulation layer on a lower substrate, an upper substrate on the lower insulation layer, a groove penetrating the upper substrate to extend into the lower insulation layer, the groove below an interface between the upper substrate and the lower insulation layer, an upper insulation layer in the groove, and a contact plug penetrating the upper insulation layer in the groove to extend into the lower insulation layer.Type: ApplicationFiled: August 5, 2011Publication date: November 24, 2011Inventors: Min-Sung Song, Soon-Moon Jung, Han-Soo Kim, Young-Seop Rah, Won-Seok Cho, Yang-Soo Son, Jong-Hyuk KIm, Young-Chul Jang
-
Publication number: 20110284817Abstract: In a nonvolatile semiconductor memory device, there is provided a technique which promotes microfabrication by reducing a thickness of the device as suppressing an OFF current of a polysilicon diode which is a selective element. A polysilicon layer to which an impurity is doped at low concentration and which becomes an electric-field relaxation layer of the polysilicon diode which is a selective element of a resistance variable memory is formed so as to be divided into two or more layers such as polysilicon layers. In this manner, it is suppressed to form the crystal grain boundaries thoroughly penetrating between an n-type polysilicon layer and a p-type polysilicon layer in the electric-field relaxation layer, and therefore, it is prevented to generate a leakage current flowing through the crystal grain boundaries in application of a reverse-bias voltage without increasing a height of the polysilicon diode.Type: ApplicationFiled: May 17, 2011Publication date: November 24, 2011Inventors: Yoshitaka SASAGO, Masaharu Kinoshita, Mitsuharu Tai, Takashi Kobayashi
-
Patent number: 8062944Abstract: A method for fabricating non-volatile storage having individually controllable shield plates between storage elements. The shield plates are formed by depositing a conductive material such as doped polysilicon between storage elements and their associated word lines, and providing contacts for the shield plates. The shield plates reduce electromagnetic coupling between floating gates of the storage elements, and can be used to optimize programming, read and erase operations. In one approach, the shield plates provide a field induced conductivity between storage elements in a NAND string during a sense operation so that source/drain implants are not needed in the substrate. In some control schemes, alternating high and low voltages are applied to the shield plates. In other control schemes, a common voltage is applied to the shield plates.Type: GrantFiled: July 8, 2010Date of Patent: November 22, 2011Assignee: SanDisk Techologies Inc.Inventor: Masaaki Higashitani
-
Patent number: 8058656Abstract: The invention relates to a method for producing a matrix of electronic components, comprising a step of producing an active layer on a substrate, and a step of individualizing the components by forming trenches in the active layer at least until the substrate emerges. The method comprises steps of depositing a layer of functional material on the active layer, depositing a photosensitive resin on the layer of material in such a way as to fill said trenches and to form a thin film on the upper face of the components, at least partially exposing the resin to radiation while underexposing the portion of resin in the trenches, developing the resin in such a way as to remove the properly exposed portion thereof, removing the functional material layer portion that shows through after the development step, and removing the remaining portion of resin.Type: GrantFiled: December 9, 2008Date of Patent: November 15, 2011Assignee: Commissariat a l'Energie AtomiqueInventors: Francois Marion, Olivier Gravrand
-
Patent number: 8043900Abstract: To provide a circuit layout design method that can prevent degradation of the circuit reliability even in highly miniaturized circuit cells. In order to prevent noise from a power supply potential or a reference potential with a large potential difference from affecting a gate electrode and causing a malfunction, a first plug connected to the gate electrode and a second plug to which the power supply potential or the reference potential is supplied are required to be spaced from each other by a distance sufficient for the noise from the power supply potential or the reference potential not to affect the first plug. To this end, among the second plugs placed at equal intervals under the wiring, only the second plug placed at a layout position that is not sufficiently spaced from the first plug is deleted at the time of planar layout design.Type: GrantFiled: August 23, 2009Date of Patent: October 25, 2011Assignee: Renesas Electronics CorporationInventors: Hiroharu Shimizu, Masakazu Nishibori, Toshihiko Ochiai
-
Publication number: 20110248744Abstract: A scalable non-blocking switching network (SN) having switches and intermediate (stages of) conductors that are used to connect a first plurality of conductors to other multiple sets of conductors in a generally unrestricted fashion within respective interconnect resources constraints. The SN can be applied in a wide range of applications, in tandem or hierarchically, to provide a large switch network used in network, routers, and programmable logic circuits. The SN is used to connect a first set of conductors, through the SN, to multiple sets of conductors in a given logic circuit hierarchy whereby the conductors in each of the multiple sets are equivalent or exchangeable, which in term, by construction, makes the first set of conductors equivalent when used in the next level of circuit hierarchy. The SN is scalable for large sized sets of conductors and can be used hierarchically to enable programmable interconnections among large sized circuits.Type: ApplicationFiled: June 21, 2011Publication date: October 13, 2011Inventors: Peter M. Pani, Benjamin S. Ting
-
Patent number: 8034668Abstract: A semiconductor device includes a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, first transistors on the semiconductor substrate, a first protective layer covering the first transistors, a first insulation layer on the first protective layer, a semiconductor pattern on the first insulation layer in the first region, second transistors on the semiconductor pattern, a second protective layer covering the second transistors, the second protective layer having a thickness greater than that of the first protective layer, and a second insulation layer on the second protective layer and the first insulation layer of the second region.Type: GrantFiled: October 8, 2009Date of Patent: October 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Chul Jang, Won-Seok Cho, Jae-Hoon Jang, Soon-Moon Jung, Yang-Soo Son, Min-Sung Song
-
Publication number: 20110240952Abstract: A programmable crosspoint device with an integral diode includes a first crossbar, a second crossbar, a metallic interlayer, and a switching oxide layer interposed between the first crossbar and the metallic interlayer. The switching oxide layer has a low resistance state and high resistance state. The programmable crosspoint device also includes an integral diode which is interposed between the second crossbar layer and the metallic interlayer, the integral diode being configured to limit the flow of leakage current through the programmable crosspoint device in one direction. A method for forming a programmable crosspoint device with an integrated diode is also provided.Type: ApplicationFiled: April 2, 2010Publication date: October 6, 2011Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Jianhua Yang, Gilberto Medeiros Ribeiro, R. Stanley Williams
-
Patent number: 8030733Abstract: A copper-compatible fuse target is fabricated by forming a copper target structure at the same time that the copper traces are formed. After the copper target structure and the copper traces have been formed, a conductive target, such as an aluminum target, is formed on the copper target structure at the same time that conductive connection portions, such as aluminum pads, are formed on the copper traces. A trench is then etched around the copper target structure and conductive target to form a fuse target.Type: GrantFiled: May 22, 2007Date of Patent: October 4, 2011Assignee: National Semiconductor CorporationInventor: Abdalla Aly Naem
-
Patent number: 8026585Abstract: A layout structure and layout method are provided. The layout structure includes a first conductive via, a second conductive via, a die and eight pads. The first conductive via and the second conductive via pass through the die. The first conductive via has a first pad and a second pad, and the second conductive via has a third pad and a fourth pad. A fifth pad is conducted to the third pad. A sixth pad is conducted to the second pad. A seventh pad is conducted to the first pad. An eighth pad is conducted to the fourth pad. In a vertical direction of the die, the first pad and the second pad are overlapped, the third pad and the fourth pad are overlapped, the fifth pad and the sixth pad are overlapped, and the eighth pad and the seventh pad are overlapped, partially or totally.Type: GrantFiled: June 15, 2009Date of Patent: September 27, 2011Assignee: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20110228582Abstract: A stacked semiconductor memory device comprises a semiconductor substrate having a functional circuit, a plurality of memory cell array layers, and at least one connection layer. The memory cell array layers are stacked above the semiconductor substrate. The connection layers are stacked above the semiconductor substrate independent of the memory cell array layers. The connection layers electrically connect memory cell selecting lines arranged on the memory cell array layers to the functional circuit.Type: ApplicationFiled: February 10, 2011Publication date: September 22, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chul-Woo PARK, Hong-Sun HWANG, In-Gyu BAEK, Dong-Hyun SOHN
-
Patent number: 8021933Abstract: A method of forming an integrated circuit includes forming first structures in a first portion of the integrated circuit and forming second structures, which are arranged more densely than the first structures, in a second portion. The first and second structures are defined by lithography processes using photomasks. At least one of the photomasks includes both openings in a first region for supporting the definition of the first structures and openings in a second region for supporting the definition of the second structures.Type: GrantFiled: August 29, 2007Date of Patent: September 20, 2011Assignee: Qimonda AGInventors: Dominik Olligs, Joachim Deppe, David Pritchard, Christoph Kleint
-
Patent number: 8021897Abstract: Some embodiments include cross-point memory structures. The structures may include a line of first electrode material extending along a first horizontal direction, a multi-sided container of access device materials over the first electrode material, a memory element material within the multi-sided container, and a line of second electrode material over the memory element material and extending along a second horizontal direction that is orthogonal to the first horizontal direction. Some embodiments include methods of forming memory arrays. The methods may include forming a memory cell stack over a first electrode material, and then patterning the first electrode material and the memory cell stack into a first set of spaced lines extending along a first horizontal direction. Spaced lines of second electrode material may be formed over the first set of spaced lines, and may extend along a second horizontal direction that is orthogonal to the first horizontal direction.Type: GrantFiled: February 19, 2009Date of Patent: September 20, 2011Assignee: Micron Technology, Inc.Inventors: Scott Sills, Gurtej S. Sandhu
-
Patent number: 8012811Abstract: A feature is formed in an integrated circuit by providing one or more layers to be patterned, providing a first layer overlying the one or more layers to be patterned, and providing a second layer overlying the first layer. The second layer is patterned to form a raised feature with one or more sidewalls. Subsequently, the first layer is processed such that components of the first layer deposit on the one or more sidewalls of the raised feature to form a mask. The mask is used to pattern the one or more layers to be patterned.Type: GrantFiled: January 3, 2008Date of Patent: September 6, 2011Assignee: International Business Machines CorporationInventors: Kuan-Neng Chen, John Christopher Arnold, Niranjana Ruiz
-
Publication number: 20110204419Abstract: Embodiments of an integrated circuit are provided. In one embodiment, the integrated circuit includes a substrate and a plurality of locally interconnected multi-gate transistors. The plurality of locally interconnected multi-gate transistors includes a continuous fin structure formed on the substrate and first and second multi-gate transistors formed on the substrate and including first and second fin segments of the continuous fin structure, respectively. The continuous fin structure electrically interconnects the first and second multi-gate transistors.Type: ApplicationFiled: February 23, 2010Publication date: August 25, 2011Applicant: GLOBALFOUNDRIES INC.Inventors: Frank Scott JOHNSON, Andreas KNORR
-
Patent number: 8003984Abstract: Techniques are provided for forming die on wafers with large area test structures between primary die. A reticle is used to pattern each die. The pattern on the reticle forms a primary die and test structures in scribelines that abut edges of the die. A reticle can be used to form additional test structures that are separated from the primary die. A gap is formed between the additional test structures and the primary die in each exposure. In subsequent exposures, test structures for adjacent die are formed in the gaps between the previously formed primary die and their additional test structures. These techniques are used to provide larger test structure area between each primary die. A blade can be used to block portions of the reticle that form the additional test structures. The reticle can then be used to pattern die with smaller test structures during high volume chip production.Type: GrantFiled: December 5, 2007Date of Patent: August 23, 2011Assignee: Altera CorporationInventor: William Y. Hata