Vertical Channel Patents (Class 438/138)
-
Publication number: 20150087116Abstract: This invention discloses a semiconductor power device formed in a semiconductor substrate includes rows of multiple horizontal columns of thin layers of alternate conductivity types in a drift region of the semiconductor substrate where each of the thin layers having a thickness to enable a punch through the thin layers when the semiconductor power device is turned on. In a specific embodiment the thickness of the thin layers satisfying charge balance equation q*ND*WN=q*NA*WP and a punch through condition of WP<2*WD*[ND/(NA+ND)] where ND and WN represent the doping concentration and the thickness of the N type layers 160, while NA and WP represent the doping concentration and thickness of the P type layers; WD represents the depletion width; and q represents an electron charge, which cancel out. This device allows for a near ideal rectangular electric field profile at breakdown voltage with sawtooth like ridges.Type: ApplicationFiled: September 25, 2013Publication date: March 26, 2015Inventor: Madhur Bobde
-
Publication number: 20150087117Abstract: Disclosed herein is a power semiconductor device including: a base substrate having one surface and the other surface and formed of a first conductive type drift layer; a first conductive type diffusion layer formed on one surface of the base substrate and having a concentration higher than that of the first conductive type drift layer; and a trench formed so as to penetrate through the second conductive type well layer and the first conductive type diffusion layer from one surface of the base substrate including the second conductive type well layer in a thickness direction.Type: ApplicationFiled: December 3, 2014Publication date: March 26, 2015Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: In Hyuk SONG, Jae Hoon Park, Dong Soo Seo
-
Patent number: 8987865Abstract: A resistor structure incorporated into a resistive switching memory cell or device to form memory devices with improved device performance and lifetime is provided. The resistor structure may be a two-terminal structure designed to reduce the maximum current flowing through a memory device. A method is also provided for making such memory device. The method includes depositing a resistor structure and depositing a variable resistance layer of a resistive switching memory cell of the memory device, where the resistor structure is disposed in series with the variable resistance layer to limit the switching current of the memory device. The incorporation of the resistor structure is very useful in obtaining desirable levels of device switching currents that meet the switching specification of various types of memory devices. The memory devices may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices.Type: GrantFiled: May 27, 2014Date of Patent: March 24, 2015Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Dipankar Pramanik, Tony P. Chiang, Mankoo Lee
-
Patent number: 8987812Abstract: The invention provides an ultra-low-on-resistance, excellent-reliability semiconductor device that can finely be processed using SiC and a semiconductor device producing method.Type: GrantFiled: January 6, 2010Date of Patent: March 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Kono, Takashi Shinohe, Makoto Mizukami
-
Publication number: 20150076554Abstract: An IGBT includes a mesa section that extends between two cell trench structures from a first surface of a semiconductor portion to a layer section of the semiconductor portion. A source region, which is electrically connected to an emitter electrode, is formed in the mesa section. A doped region, which is separated from the source region by a body region of a complementary conductivity type, includes a first portion with a first mean net impurity concentration and a second portion with a second mean net impurity concentration exceeding at least ten times the first mean net impurity concentration. In the mesa section the first portion extends from the body region to the layer section. The second portions of the doped region virtually narrow the mesa sections in a normal on-state of the IGBT.Type: ApplicationFiled: September 13, 2013Publication date: March 19, 2015Inventors: Johannes Georg Laven, Alexander Philippou, Hans-Joachim Schulze, Christian Jaeger, Roman Baburske, Antonio Vellei
-
Publication number: 20150076519Abstract: A silicon carbide vertical MOSFET includes an N-counter layer of a first conductivity type formed in a surface layer other than a second semiconductor layer base layer selectively formed in a low concentration layer on a surface of the substrate, a gate electrode layer formed through a gate insulating film in at least a portion of an exposed portion of a surface of a third semiconductor layer of a second conductivity type between a source region of the first conductivity type and the N-counter layer of the first conductivity type, and a source electrode in contact commonly with surfaces of the source region and the third semiconductor layer. Portions of the second conductivity type semiconductor layer are connected with each other in a region beneath the N-counter layer.Type: ApplicationFiled: March 29, 2013Publication date: March 19, 2015Applicants: FUJI ELECTRIC CO., LTD., NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGYInventors: Noriyuki Iwamuro, Shinsuke Harada, Yasuyuki Hoshi, Yuichi Harada
-
Patent number: 8981423Abstract: There is provided a power semiconductor device, including a plurality of trench gates formed to be spaced apart from each other by a predetermined distance, a current increasing part formed between the trench gates and including a first conductivity-type emitter layer and a gate oxide formed on a surface of the trench gate, and an immunity improving part formed between the trench gates and including a second conductivity-type body layer, a preventing film formed on the surface of the trench gate, and a gate oxide having a thickness less than that the gate oxide of the current increasing part.Type: GrantFiled: July 9, 2013Date of Patent: March 17, 2015Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Dong Soo Seo, Jaehoon Park, Kee Ju Um, Chang Su Jang, In Hyuk Song
-
Publication number: 20150069462Abstract: First and second n-type field stop layers in an n? drift region come into contact with a p+ collector layer. The first n-type field stop layer has an impurity concentration reduced toward an n+ emitter region at a steep gradient. The second n-type field stop layer has an impurity concentration distribution in which impurity concentration is reduced toward the n+ emitter region at a gentler gradient than that in the first n-type field stop layer and the impurity concentration of a peak position is less than that in the impurity concentration distribution of the first n-type field stop layer. The impurity concentration distributions of the first and second n-type field stop layers have the same peak position. The first and second n-type field stop layers are formed using annealing and first and second proton irradiation processes which have the same projected range and different acceleration energy levels.Type: ApplicationFiled: March 15, 2013Publication date: March 12, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventor: Tomonori Mizushima
-
Publication number: 20150064852Abstract: In a method for manufacturing a reverse blocking MOS semiconductor device, a gettering polysilicon layer is formed on a rear surface of an FZ silicon substrate. Then, a p+ isolation layer for obtaining a reverse voltage blocking capability is formed. A front surface structure including a MOS gate structure is formed on a front surface of the FZ silicon substrate. The rear surface of the FZ silicon substrate is ground to reduce the thickness of the FZ silicon substrate. The gettering polysilicon layer is formed with such a thickness that it remains, without being vanished by single crystallization, until a process for forming the front surface structure including the MOS gate structure ends. Therefore, it is possible to sufficiently maintain the gettering function of the gettering polysilicon layer even in a heat treatment process subsequent to an isolation diffusion process.Type: ApplicationFiled: November 10, 2014Publication date: March 5, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventor: Hiroki WAKIMOTO
-
Publication number: 20150060938Abstract: An n? type drift region, an n-type field stop region, and an n? type FZ wafer are provided in an n? type wafer. An edge termination structure portion is provided in a chip outer peripheral portion of regions of the n? type wafer, surrounding an active region inside a chip inner portion. A thickness of the chip inner portion is less than a thickness of the chip outer peripheral portion owing to a groove. A p-type collector region is in contact with the n? type FZ wafer and n-type field stop region. A collector electrode is in contact with the p-type collector region. A second distance between the collector electrode and the n-type field stop region in the edge termination structure portion is greater than a first distance between the collector electrode and the n-type field stop region in the active region.Type: ApplicationFiled: November 10, 2014Publication date: March 5, 2015Inventor: Hong-fei LU
-
Patent number: 8969154Abstract: A semiconductor device structure is disclosed. The semiconductor device structure includes a mesa extending above a substrate. The mesa has a channel region between a first side and second side of the mesa. A first gate is on a first side of the mesa, the first gate comprising a first gate insulator and a first gate conductor comprising graphene overlying the first gate insulator. The gate conductor may comprise graphene in one or more monolayers. Also disclosed are a method for fabricating the semiconductor device structure; an array of vertical transistor devices, including semiconductor devices having the structure disclosed; and a method for fabricating the array of vertical transistor devices.Type: GrantFiled: August 23, 2011Date of Patent: March 3, 2015Assignee: Micron Technology, Inc.Inventor: Gurtej S. Sandhu
-
Publication number: 20150054025Abstract: An n-type low lifetime adjustment region is provided in a portion inside an n? type drift region deeper than the bottom surface of a termination p-type base region or p-type guard ring from a substrate front surface, separated from the termination p-type base region and the p-type guard ring. The carrier lifetime of the n-type low lifetime adjustment region is shorter than the carrier lifetime of the n? type drift region. Because of this, it is possible to provide a reverse blocking IGBT such that it is possible to suppress both a high temperature reverse leakage current and an increase in turn-off loss, while suppressing deterioration in the trade-off relationship between the turn-off loss and the on-state voltage.Type: ApplicationFiled: November 4, 2014Publication date: February 26, 2015Inventor: Hong-fei LU
-
Patent number: 8961733Abstract: A method of improving an impact-protective property of a conformable substrate is provided. The method includes positioning a central core adjacent the conformable substrate. The central core includes a plurality of rigid plates. A first of the plates is joined by at least one hinge to a second of the plates.Type: GrantFiled: November 12, 2010Date of Patent: February 24, 2015Assignee: Pinwrest Development Group, LLCInventor: Mark D. Dodd
-
Publication number: 20150048414Abstract: An embodiment of an IGBT device is integrated in a chip of semiconductor material including a substrate of a first type of conductivity, an active layer of a second type of conductivity formed on an inner surface of the substrate, a body region of the first type of conductivity extending within the active layer from a front surface thereof opposite the inner surface, a source region of the second type of conductivity extending within the body region from the front surface, a channel region being defined within the body region between the source region and the active layer, a gate element insulated from the front surface extending over the channel region, a collector terminal contacting the substrate on a rear surface thereof opposite the inner surface, an emitter terminal contacting the source region and the body region on the front surface, and a gate terminal contacting the gate element.Type: ApplicationFiled: September 25, 2014Publication date: February 19, 2015Inventor: Davide Giuseppe PATTI
-
Publication number: 20150035003Abstract: Aspects of the present disclosure describe an IGBT device including a substrate including a bottom semiconductor layer of a first conductivity type and an upper semiconductor layer of a second conductivity type, at least one first gate formed in a corresponding first trench disposed over the substrate, and a second gate formed in a second trench disposed over the bottom semiconductor layer. The first and second trenches are provided with gate insulators on each side of the trenches and filled with polysilicon. The second trench extends vertically to depth deeper than the at least one first trench. The IGBT device further includes a body region of the first conductivity type provided between the at least one first gate and/or the second gate, and at least one stacked layer provided between a bottom of the at least one first gate and a top of the upper semiconductor layer.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Applicant: Alpha & Omega Semiconductor IncorporatedInventor: Jun Hu
-
Publication number: 20150035006Abstract: A semiconductor device includes a first-conductivity-type semiconductor layer including an active region in which a transistor having impurity regions is formed and a marginal region surrounding the active region, a second-conductivity-type channel layer formed between the active region and the marginal region and forming a front surface of the semiconductor layer, at least one gate trench formed in the active region to extend from the front surface of the semiconductor layer through the channel layer, a gate insulation film formed on an inner surface of the gate trench, a gate electrode formed inside the gate insulation film in the gate trench, and at least one isolation trench arranged between the active region and the marginal region to surround the active region and extending from the front surface of the semiconductor layer through the channel layer, the isolation trench having a depth equal to that of the gate trench.Type: ApplicationFiled: October 17, 2014Publication date: February 5, 2015Inventor: Kenichi YOSHIMOCHI
-
Publication number: 20150035005Abstract: This invention discloses a semiconductor power device formed in a semiconductor substrate. The semiconductor power device further includes a channel stop region near a peripheral of the semiconductor substrate wherein the channel stop region further includes a peripheral terminal of a diode corresponding with another terminal of the diode laterally opposite from the peripheral terminal disposed on an active area of the semiconductor power device. In an embodiment of this invention, the semiconductor power device is an insulated gate bipolar transistor (IGBT).Type: ApplicationFiled: July 30, 2013Publication date: February 5, 2015Inventor: Anup Bhalla
-
Publication number: 20150035002Abstract: A method for manufacturing a super junction semiconductor device includes forming a trench in an n-doped semiconductor body and forming a first p-doped semiconductor layer lining sidewalls and a bottom side of the trench. The method further includes removing a part of the first p-doped semiconductor layer at the sidewalls and at the bottom side of the trench by electrochemical etching, and filling the trench.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Inventor: Hans Weber
-
Patent number: 8946002Abstract: In one embodiment, a semiconductor device includes an isolated trench-electrode structure. The semiconductor device is formed using a modified photolithographic process to produce alternating regions of thick and thin dielectric layers that separate the trench electrode from regions of the semiconductor device. The thin dielectric layers can be configured to control the formation channel regions, and the thick dielectric layers can be configured to reduce switching losses.Type: GrantFiled: July 24, 2012Date of Patent: February 3, 2015Assignee: Semiconductor Components Industries, LLCInventors: Marian Kuruc, Juraj Vavro
-
Publication number: 20150031175Abstract: A method for manufacturing a semiconductor device, includes providing a silicon semiconductor substrate which is manufactured by a floating zone method; and performing thermal diffusion at a heat treatment temperature that is equal to or higher than 1290° C. and that is lower than a melting temperature of a silicon crystal to form a diffusion layer with a depth of 50 ?m or more in the silicon semiconductor substrate, the thermal diffusion including a first heat treatment performed in an oxygen atmosphere or a mixed gas atmosphere of oxygen and inert gas, and a second heat treatment performed in a nitrogen atmosphere or a mixed gas atmosphere of nitrogen and oxygen to form the diffusion layer. The method suppresses the occurrence of crystal defects, reduces the amount of inert gas used, and reduces manufacturing costs.Type: ApplicationFiled: October 10, 2014Publication date: January 29, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventors: Hideaki TERANISHI, Haruo NAKAZAWA, Masaaki OGINO
-
Publication number: 20150024556Abstract: A semiconductor device includes an input electrode provided on a front surface of a semiconductor substrate of a first conductivity type and an output electrode provided on a rear surface of the semiconductor substrate. The device has reduced deterioration of electrical characteristics when manufactured by a method including introducing impurities into the rear surface of the semiconductor substrate; activating the impurities using a first annealing process to form a first semiconductor layer, which is a contact portion in contact with the output electrode, in a surface layer of the rear surface; radiating protons to the rear surface; and activating the protons radiated using a second annealing process to form a second semiconductor layer of the first conductivity type, which has a higher impurity concentration than the semiconductor substrate, in a region that is deeper than the first semiconductor layer from the rear surface of the semiconductor substrate.Type: ApplicationFiled: March 29, 2013Publication date: January 22, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventors: Masayuki Miyazaki, Takashi Yoshimura, Hiroshi Takishita, Hidenao Kuribayashi
-
Publication number: 20150008479Abstract: An IGBT manufacturing method is provided. The IGBT has an n-type emitter region, a p-type top body region, an n-type intermediate region, a p-type bottom body region, an n-type drift region, a p-type collector region, trenches penetrating the emitter region, the top body region, the intermediate region and the bottom body region from an upper surface of a semiconductor substrate and reaching the drift region, and gate electrodes formed in the trenches. The method includes forming the trenches on the upper surface of the semiconductor substrate, forming the insulating film in the trenches, forming an electrode layer on the semiconductor substrate and in the trenches after forming the insulating film, planarizing an upper surface of the electrode layer, and implanting n-type impurities to a depth of the intermediate region from the upper surface side of the semiconductor substrate after planarizing the upper surface of the electrode layer.Type: ApplicationFiled: February 14, 2012Publication date: January 8, 2015Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Takehiro Kato, Toru Onishi
-
Publication number: 20150008478Abstract: A manufacturing method of a semiconductor device includes applying at least one of a particle ray and a radial ray to a surface of a semiconductor substrate on which a transistor including a gate insulation film and a gate electrode has been formed adjacent to the surface, and annealing the semiconductor substrate for recovering a crystal defect contained in the gate insulation film and the gate electrode, after the applying. Further, the manufacturing method includes pre-annealing for reducing a content of a hydrogen molecule and a water molecule contained in the gate insulation film and the gate electrode to a predetermined concentration, before the applying. In the semiconductor device manufactured by this method, a concentration of thermally stable defect existing in the gate insulation film is reduced to a predetermined concentration.Type: ApplicationFiled: January 22, 2013Publication date: January 8, 2015Inventors: Weitao Cheng, Shinji Amano, Yoshifumi Okabe, Tomofusa Shiga
-
Patent number: 8928030Abstract: An A-NPC circuit is configured so that the intermediate potential of two connected IGBTs is clamped by a bidirectional switch including two RB-IGBTs. Control is applied to the turn-on di/dt of the IGBTs during the reverse recovery of the RB-IGBTs. The carrier life time of an n? drift region in each RB-IGBT constituting the bidirectional switch is comparatively longer than that in a typical NPT structure device. A low life time region is also provided in the interface between the n? drift region and a p collector region, and extends between the n? drift region and the p collector region. Thus, it is possible to provide a low-loss semiconductor device, a method for manufacturing the semiconductor device and a method for controlling the semiconductor device, in which the reverse recovery loss is reduced while the reverse recovery current peak and the jump voltage peak during reverse recovery are suppressed.Type: GrantFiled: April 15, 2013Date of Patent: January 6, 2015Assignee: Fuji Electric Co., Ltd.Inventor: Hong-fei Lu
-
Publication number: 20150001578Abstract: In a general aspect, a power semiconductor device can include a substrate having a first surface and a second surface. The substrate can include at least one uneven portion defined on the second surface. The device can include a gate electrode and an emitter electrode disposed on the first surface of the substrate. A collector region of the device can be defined on at least a part of the at least one uneven portion. The device can also include a buffer layer disposed in the substrate.Type: ApplicationFiled: June 26, 2014Publication date: January 1, 2015Inventors: Se-woong OH, Kyu-hyun LEE, Geun-hyoung LEE, Sung-min YANG, Young-chul CHOI
-
Publication number: 20150001579Abstract: A capacitive component region is formed below a temperature detecting diode or below a protective diode. In addition, the capacitive component region is formed below an anode metal wiring line connecting the temperature detecting diode and an anode electrode pad and below a cathode metal wiring line connecting the temperature detecting diode and a cathode electrode pad. The capacitive component region is an insulating film interposed between polysilicon layers. Specifically, a first insulating film, a polysilicon conductive layer, and a second insulating film are sequentially formed on a first main surface of a semiconductor substrate, and the temperature detecting diode, the protective diode, the anode metal wiring line, or the cathode metal wiring line is formed on the upper surface of the second insulating film. Therefore, it is possible to improve the static electricity resistance of the temperature detecting diode or the protective diode.Type: ApplicationFiled: September 12, 2014Publication date: January 1, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventor: Takeyoshi NISHIMURA
-
Publication number: 20140374792Abstract: The present disclosure relates to a method for manufacturing a bipolar transistor, the method comprising steps of: forming a trench to isolate a first region from a second region in a semiconductor wafer, and to isolate these regions from the rest of the wafer, forming a first P-doped well, in the second region, producing a collector region of second and third wells by means of P doping in the first region, the second well being in contact with the first well below the trench, producing an N-doped base well on the collector region, on the wafer surface, forming a CMOS transistor gate on the first region delimiting a first region and a second region, forming a P+-doped collector contact region and a P+-doped emitter region, respectively in the first well and in the first region, and forming an N+-doped base contact region in the second region.Type: ApplicationFiled: June 24, 2014Publication date: December 25, 2014Inventor: Pierre Boulenc
-
Patent number: 8916880Abstract: A semiconductor device that can suppress deterioration in crystal quality caused by a lattice mismatch between a substrate and an epitaxial layer and that also can ensure a voltage sustaining performance, and a wafer for forming the semiconductor device. An epitaxial wafer of silicon carbide (SiC), which is used for manufacturing a semiconductor device, includes a low resistance substrate and an epitaxial layer provided thereon. The epitaxial layer is doped with the same dopant as a dopant doped into the substrate, and has a laminated structure including a low concentration layer and an ultrathin high concentration layer. A doping concentration in the low concentration layer is lower than that in the silicon carbide substrate. A doping concentration in the ultrathin high concentration layer is equal to that in the silicon carbide substrate.Type: GrantFiled: July 14, 2011Date of Patent: December 23, 2014Assignee: Mitsubishi Electric CorporationInventors: Kenichi Ohtsuka, Nobuyuki Tomita, Tomoaki Furusho
-
Publication number: 20140367737Abstract: A semiconductor device includes a substrate of a first conductivity type, a first impurity region of a second conductivity type formed on a top surface side of the substrate, a second impurity region of the second conductivity type formed on the top surface side of the substrate and in contact with the first impurity region, the second impurity region laterally surrounding the first impurity region and having a greater depth than the first impurity region, as viewed in cross-section, and a breakdown voltage enhancing structure of the second conductivity type formed to laterally surround the second impurity region. A boundary between the first and second impurity regions has a maximum impurity concentration equal to or less than that of the second impurity region, and a current is applied between a top surface and a bottom surface of the substrate.Type: ApplicationFiled: April 1, 2014Publication date: December 18, 2014Applicant: Mitsubishi Electric CorporationInventors: Takuya TAKAHASHI, Atsushi NARAZAKI, Tetsuo TAKAHASHI
-
Publication number: 20140346562Abstract: A Trench Insulated Gate Bipolar Transistor (IGBT) and a manufacture method thereof are provided by the present invention, which belongs to the field of IGBT technical field. The manufacture method includes following steps: (1) preparing a semiconductor substrate; (2) forming an epitaxial layer grow on a first side of the semiconductor substrate by epitaxial growth; (3) preparing and forming a gate and an emitter of the Trench Insulated Gate Bipolar Transistor on a second side of the semiconductor substrate; (4) thinning the epitaxial layer to form a collector region; (5) metalizing the collector region to form a collector. The cost of the manufacture method is low and the performance of the Trench IGBT formed by the manufacture method is good.Type: ApplicationFiled: December 3, 2012Publication date: November 27, 2014Inventors: Hongxiang Tang, Yongsheng Sun, Jianxin Ji, Weiqing Ma
-
Patent number: 8889493Abstract: A semiconductor device includes a first-conductivity-type semiconductor layer including an active region in which a transistor having impurity regions is formed and a marginal region surrounding the active region, a second-conductivity-type channel layer formed between the active region and the marginal region and forming a front surface of the semiconductor layer, at least one gate trench formed in the active region to extend from the front surface of the semiconductor layer through the channel layer, a gate insulation film formed on an inner surface of the gate trench, a gate electrode formed inside the gate insulation film in the gate trench, and at least one isolation trench arranged between the active region and the marginal region to surround the active region and extending from the front surface of the semiconductor layer through the channel layer, the isolation trench having a depth equal to that of the gate trench.Type: GrantFiled: June 11, 2014Date of Patent: November 18, 2014Assignee: Rohm Co., Ltd.Inventor: Kenichi Yoshimochi
-
Publication number: 20140332845Abstract: This invention discloses an insulated gate bipolar transistor (IGBT) device formed in a semiconductor substrate. The IGBT device has a split-shielded trench gate that includes an upper gate segment and a lower shield segment. The IGBT device may further include a dummy trench filled with a dielectric layer disposed at a distance away from the split-shielded trench gate. The IGBT device further includes a body region extended between the split-shielded trench gate and the dummy trench encompassing a source region surrounding the split-shielded trench gate near a top surface of the semiconductor substrate. The IGBT device further includes a heavily doped N region disposed below the body region and above a source-dopant drift region above a bottom body-dopant collector region at a bottom surface of the semiconductor substrate. In an alternative embodiment, the IGBT may include a planar gate with a trench shield electrode.Type: ApplicationFiled: May 11, 2013Publication date: November 13, 2014Inventors: Madhur Bobde, Anup Bhalla
-
Publication number: 20140329364Abstract: A manufacturing method of a power semiconductor includes steps of providing a first semiconductor substrate and a second semiconductor substrate, forming a metal oxide semiconductor layer on a first surface of the first semiconductor substrate, grinding a second surface of the first semiconductor substrate, forming a N-type buffer layer and a P-type injection layer on a third surface of the second semiconductor substrate through ion implanting, grinding a fourth surface of the second semiconductor substrate, and combining the second surface of the first semiconductor substrate with the third surface of the second semiconductor substrate for forming a third semiconductor substrate. As a result, the present invention achieves the advantages of enhancing the process flexibility and un-limiting the characteristics of the power semiconductor.Type: ApplicationFiled: August 23, 2013Publication date: November 6, 2014Applicant: Mosel Vitelic Inc.Inventor: Chien-Ping Chang
-
Patent number: 8878594Abstract: An embodiment of an IGBT device is integrated in a chip of semiconductor material including a substrate of a first type of conductivity, an active layer of a second type of conductivity formed on an inner surface of the substrate, a body region of the first type of conductivity extending within the active layer from a front surface thereof opposite the inner surface, a source region of the second type of conductivity extending within the body region from the front surface, a channel region being defined within the body region between the source region and the active layer, a gate element insulated from the front surface extending over the channel region, a collector terminal contacting the substrate on a rear surface thereof opposite the inner surface, an emitter terminal contacting the source region and the body region on the front surface, and a gate terminal contacting the gate element.Type: GrantFiled: November 18, 2011Date of Patent: November 4, 2014Assignee: STMicroelectronics S.r.l.Inventor: Davide Giuseppe Patti
-
Patent number: 8871573Abstract: A method for forming a semiconductor device is provided. The method includes providing a wafer-stack having a main horizontal surface, an opposite surface, a buried dielectric layer, a semiconductor wafer extending from the buried dielectric layer to the main horizontal surface, and a handling wafer extending from the buried dielectric layer to the opposite surface; etching a deep vertical trench into the semiconductor wafer at least up to the buried dielectric layer, wherein the buried dielectric layer is used as an etch stop; forming a vertical transistor structure comprising forming a first doped region in the semiconductor wafer; forming a first metallization on the main horizontal surface in ohmic contact with the first doped region; removing the handling wafer to expose the buried dielectric layer; and masked etching of the buried dielectric layer to partly expose the semiconductor wafer on a back surface opposite to the main horizontal surface.Type: GrantFiled: July 12, 2012Date of Patent: October 28, 2014Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Andreas Meiser
-
Publication number: 20140312382Abstract: Provided are a power device having an improved field stop layer and a method of manufacturing the same. The power device includes: a first field stop layer formed of a semiconductor substrate and of a first conductive type; a second field stop layer formed on the first field stop layer and of the first conductive type, the second field stop layer having a region with an impurity concentration higher than the first field stop layer; a drift region formed on the second field stop layer and of the first conductive type, the drift region having an impurity concentration lower than the first field stop layer; a plurality of power device cells formed on the drift region; and a collector region formed below the first field stop layer, wherein the second field stop layer includes a first region having a first impurity concentration and a second region having a second impurity concentration higher than the first impurity concentration.Type: ApplicationFiled: June 26, 2014Publication date: October 23, 2014Inventors: Kyu-hyun LEE, Young-chul KIM, Kyeong-seok PARK, Bong-yong LEE, Young-chul CHOI
-
Publication number: 20140312383Abstract: A power semiconductor device may include: abase substrate including a first conductive type drift layer; a second conductive type semiconductor substrate disposed on the other surface of the base substrate; a first conductive type diffusion layer disposed in the base substrate and having an impurity concentration higher than that of the drift layer; a second conductive type well layer disposed inside of one surface of the base substrate; a trench formed from one surface of the base substrate including the well layer so as to penetrate through the diffusion layer in a depth direction; a first insulation film disposed on a surface of the base substrate; and a first electrode disposed in the trench. A peak point of an impurity doping concentration of the diffusion layer in a transverse direction may be positioned in a region contacting a side surface of the trench.Type: ApplicationFiled: July 2, 2014Publication date: October 23, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: In Hyuk SONG, Jae Hoon Park, Dong Soo Seo, Chang Su Jang
-
Patent number: 8865007Abstract: A method for making three-dimensional nano-structure array is provided. The method includes following steps. A base is provided. A mask layer is located on the base. The mask layer is patterned, and a number of bar-shaped protruding structures is formed on a surface of the mask layer, a lot is defined between each of two adjacent protruding structures of the number of protruding structures to expose a portion of the base. The exposed portion of the base is etched through the slot so that the each of two adjacent protruding structures begin to slant face to face until they are contacting each other to form a protruding pair. The mask layer is removed.Type: GrantFiled: December 29, 2011Date of Patent: October 21, 2014Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Zhen-Dong Zhu, Qun-Qing Li, Li-Hui Zhang, Mo Chen, Yuan-Hao Jin, Shou-Shan Fan
-
Patent number: 8859369Abstract: Provided is a semiconductor device having a vertical MOS transistor and a method of manufacturing the same. The vertical MOS transistor has a trench gate, a distance between a gate electrode and an N-type high concentration buried layer below the gate electrode is formed longer than that in the conventional structure, and a P-type trench bottom surface lower region (5) is formed therebetween. In this manner, when a high voltage is applied to a drain region and 0 V is applied to the gate electrode, the trench bottom surface lower region (5) is depleted, thereby increasing the breakdown voltage in the OFF state.Type: GrantFiled: February 7, 2013Date of Patent: October 14, 2014Assignee: Seiko Instruments Inc.Inventor: Yukimasa Minami
-
Patent number: 8860126Abstract: A semiconductor device includes a semiconductor substrate having a main horizontal surface, a back surface arranged opposite the main horizontal surface, a vertical transistor structure including a doped region and a control electrode arranged next to the main horizontal surface, an insulating region arranged at or close to the back surface, a deep vertical trench extending from the main horizontal surface through the semiconductor substrate and to the insulating region, an insulating layer arranged on a side wall of the deep vertical trench, and a low ohmic current path extending at least partially along the insulating layer and between the main horizontal surface and the back surface. A first metallization is in ohmic contact with the doped region and arranged on the main horizontal surface. A control metallization is arranged on the back surface and in ohmic contact with the control electrode via the low ohmic current path.Type: GrantFiled: February 26, 2013Date of Patent: October 14, 2014Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Andreas Meiser
-
Publication number: 20140291722Abstract: There is provided a power semiconductor device, including a plurality of trench gates formed to be spaced apart from each other by a predetermined distance, a current increasing part formed between the trench gates and including a first conductivity-type emitter layer and a gate oxide formed on a surface of the trench gate, and an immunity improving part formed between the trench gates and including a second conductivity-type body layer, a preventing film formed on the surface of the trench gate, and a gate oxide having a thickness less than that the gate oxide of the current increasing part.Type: ApplicationFiled: July 9, 2013Publication date: October 2, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Dong Soo SEO, Jaehoon PARK, Kee Ju UM, Chang Su JANG, In Hyuk SONG
-
Publication number: 20140295625Abstract: A semiconductor device includes a first-conductivity-type semiconductor layer including an active region in which a transistor having impurity regions is formed and a marginal region surrounding the active region, a second-conductivity-type channel layer formed between the active region and the marginal region and forming a front surface of the semiconductor layer, at least one gate trench formed in the active region to extend from the front surface of the semiconductor layer through the channel layer, a gate insulation film formed on an inner surface of the gate trench, a gate electrode formed inside the gate insulation film in the gate trench, and at least one isolation trench arranged between the active region and the marginal region to surround the active region and extending from the front surface of the semiconductor layer through the channel layer, the isolation trench having a depth equal to that of the gate trench.Type: ApplicationFiled: June 11, 2014Publication date: October 2, 2014Inventor: Kenichi YOSHIMOCHI
-
Patent number: 8847278Abstract: A semiconductor device includes an active section for a main current flow and a breakdown withstanding section for breakdown voltage. An external peripheral portion surrounds the active section on one major surface of an n-type semiconductor substrate. The breakdown withstanding section has a ring-shaped semiconductor protrusion, with a rectangular planar pattern including a curved section in each of four corners thereof, as a guard ring. The ring-shaped semiconductor protrusion has a p-type region therein, is sandwiched between a plurality of concavities deeper than the p-type region, and has an electrically conductive film across an insulator film on the surface thereof. Because of this, it is possible to manufacture at low cost a breakdown withstanding structure with which a high breakdown voltage is obtained in a narrow width, wherein there is little drop in breakdown voltage, even when there are variations in a patterning process of a field oxide film.Type: GrantFiled: January 16, 2012Date of Patent: September 30, 2014Assignee: Fuji Electric Co., Ltd.Inventors: Manabu Takei, Yusuke Kobayashi
-
Publication number: 20140287559Abstract: A semiconductor device includes: an n?-type base layer; a p-type base layer formed in a part of a front surface portion of the n?-type base layer; an n+-type source layer formed in a part of a front surface portion of the p-type base layer; a gate insulating film formed on the front surface of the p-type base layer between the n+-type source layer and the n?-type base layer; a gate electrode that faces the p-type base layer through the gate insulating film; a p-type column layer formed continuously from the p-type base layer in the n?-type base layer; a p+-type collector layer formed in a part of a rear surface portion of the n?-type base layer; a source electrode electrically connected to the n+-type source layer; and a drain electrode electrically connected to the n?-type base layer and to the p+-type collector layer.Type: ApplicationFiled: May 20, 2014Publication date: September 25, 2014Applicant: ROHM CO., LTD.Inventors: Toshio Nakajima, Syoji Higashida
-
Patent number: 8841175Abstract: A method for manufacturing a vertical trench IGBT includes: forming a body layer of a second conductivity type on a semiconductor substrate of a first conductivity type; forming a trench passing through the body layer; forming a trench gate in the trench via a gate insulating film; forming a polysilicon film containing an impurity of a first conductivity type on the body layer; diffusing the impurity from the polysilicon film into the body layer to form an emitter layer of a first conductivity type on the body layer; and forming a collector layer of a second conductivity type on a lower surface of the semiconductor substrate.Type: GrantFiled: September 14, 2012Date of Patent: September 23, 2014Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Publication number: 20140273357Abstract: A process for fabrication of a power semiconductor device is disclosed in which a single photomask is used to define each of p-conductivity well regions and n-conductivity type source regions. In the process a single photomask is deposited on a layer of polysilicon on a wafer, the polysilicon layer is removed from first regions of the power semiconductor device where the p-conductivity well regions and the n-conductivity type source regions are to be formed, and both p-conductivity type and n-conductivity type dopants are introduced into the wafer through the first regions.Type: ApplicationFiled: May 31, 2014Publication date: September 18, 2014Applicant: IXYS CorporationInventors: Kyoung Wook Seok, Jae Yong Choi, Vladimir Tsukanov
-
Publication number: 20140264376Abstract: A power switching module includes a three-terminal power semiconductor device designed for a rated current and a freewheeling unit. The freewheeling unit includes a pn-diode integrated in a first semiconductor material having a first band-gap, and a Schottky-diode integrated in a second semiconductor material having a second band-gap that is larger than the first band-gap. The Schottky-diode is electrically connected in parallel to the pn-diode.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventors: Josef Lutz, Hans-Joachim Schulze
-
Publication number: 20140264433Abstract: A method of manufacturing an insulated gate bipolar transistor (IGBT) device comprising 1) preparing a semiconductor substrate with an epitaxial layer of a first conductivity type supported on the semiconductor substrate of a second conductivity type; 2) applying a gate trench mask to open a first trench and second trench followed by forming a gate insulation layer to pad the trench and filling the trench with a polysilicon layer to form the first trench gate and the second trench gate; 3) implanting dopants of the first conductivity type to form an upper heavily doped region in the epitaxial layer; and 4) forming a planar gate on top of the first trench gate and apply implanting masks to implant body dopants and source dopants to form a body region and a source region near a top surface of the semiconductor substrate.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Inventors: Jun Hu, Madhur Bobde, Hamza Yilmaz
-
Publication number: 20140239344Abstract: There is provided a power semiconductor device, including a first conductive type drift layer; a second conductive type body layer formed on the drift layer, a second conductive type collector layer formed below the drift layer; a first gate formed by penetrating through the body layer and a portion of the drift layer, a first conductive type emitter layer formed in the body layer and formed to be spaced apart from the first gate, a second gate covering upper portions of the body layer and the emitter layer and formed as a flat type gate on the first gate, and a segregation stop layer formed between contact surfaces of the first and second gates with the body layer, the emitter layer, and the drift layer.Type: ApplicationFiled: May 9, 2013Publication date: August 28, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jaehoon PARK, In Hyuk SONG, Dong Soo SEO, Kwang Soo KIM, Kee Ju UM
-
Patent number: 8816355Abstract: For suggesting a structure capable of achieving both a low start-up voltage and high breakdown voltage, a SiC vertical diode includes a cathode electrode, an n++ cathode layer, an n? drift layer on the n++ cathode layer, a pair of p+ regions, an n+ channel region formed between the n? drift layer and the p+ region and sandwiched between the pair of p+ regions, n++ anode regions and an anode electrode formed on the n++ anode regions and the p+ regions.Type: GrantFiled: April 7, 2011Date of Patent: August 26, 2014Assignee: Hitachi, Ltd.Inventor: Hidekatsu Onose