Having Structure Increasing Breakdown Voltage (e.g., Guard Ring, Field Plate, Etc.) Patents (Class 438/140)
-
Patent number: 7547586Abstract: A method of making a semiconductor structure for use in a static induction transistor. Three layers of a SiC material are on a substrate with the top layer covered with a thick oxide. A mask having a plurality of strips is deposited on the top of the oxide to protect the area underneath it, and an etch removes the oxide, the third layer and a small amount of the second layer, leaving a plurality of pillars. An oxidation step grows an oxide skirt around the base of each pillar and consumes the edge portions of the third layer under the oxide to form a source. An ion implantation forms gate regions between the skirts. At the same time, a plurality of guard rings is formed. Removal of all oxide results in a semiconductor structure to which source, gate and drain connections may be made to form a static induction transistor. A greater separation between a source and gate is obtained by placing a spacer layer on the sidewalls of the pillars, either before or after formation of the skirt.Type: GrantFiled: June 2, 2006Date of Patent: June 16, 2009Assignee: Northrop Grumman CorpInventor: Li-Shu Chen
-
Patent number: 7517762Abstract: A fuse area of a semiconductor device capable of preventing moisture-absorption and a method for manufacturing the fuse area are provided. When forming a guard ring for preventing permeation of moisture through the sidewall of an exposed fuse opening portion, an etch stop layer is formed over a fuse line. A guard ring opening portion is formed using the etch stop layer. The guard ring opening portion is filled with a material for forming the uppermost wiring of multi-level interconnect wirings or the material of a passivation layer, thereby forming the guard ring concurrently with the uppermost interconnect wiring or the passivation layer. Accordingly, permeation of moisture through an interlayer insulating layer or the interface between interlayer insulating layers around the fuse opening portion can be efficiently prevented by a simple process.Type: GrantFiled: May 26, 2005Date of Patent: April 14, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-yoon Kim, Won-seong Lee, Young-woo Park
-
Publication number: 20090057717Abstract: A surge protection device with small-area buried regions (38, 60) to minimize the device capacitance. The doped regions (38, 60) are formed either in a semiconductor substrate (34), or in an epitaxial layer (82), and then an epitaxial layer (40, 84) is formed thereover to bury the doped regions (38, 60). The small features of the buried regions (38, 60) are maintained as such by minimizing high temperature and long duration processing of the chip. An emitter (42, 86) is formed in the epitaxial layer (40, 84).Type: ApplicationFiled: August 28, 2007Publication date: March 5, 2009Inventor: Richard A. Rodrigues
-
Patent number: 7495286Abstract: A high-voltage semiconductor device structure is provided, which includes a drain structure having two curved structures that are insulatedly adjacent to each other and alternatively arranged, and a source structure, a drain extension structure, and a gate structure formed between the two curved structures. By using the curved structures with alternatively arranged configuration, an electrode terminal with a small curvature radius is prevented from being produced, and the electric field accumulation effect is partially eliminated, thereby increasing the breakdown voltage. Meanwhile, the curved structure with alternatively arranged configuration not only reduces the ON resistance, but also utilizes the space effectively, thus, the integration of the semiconductor device on the chip is enhanced, so that the miniaturization requirement of an electronic device is satisfied.Type: GrantFiled: December 15, 2006Date of Patent: February 24, 2009Assignee: Leadtrend Technology Corp.Inventor: Chi-Hsiang Lee
-
Patent number: 7491586Abstract: A method of fabricating a thyristor-based memory may include forming different opposite conductivity-type regions in silicon for defining a thyristor and an access device in series relationship. An activation anneal may activate dopants previously implanted for the different regions. A damaging implant of germanium or xenon or argon may be directed into select regions of the silicon including at least one p-n junction region for the access device and the thyristor. A re-crystallization anneal may then be performed to re-crystallize at least some of the damaged lattice structure resulting from the damaging implant. The re-crystallization anneal may use a temperature less than that of the previous activation anneal.Type: GrantFiled: June 22, 2005Date of Patent: February 17, 2009Assignee: T-RAM Semiconductor, Inc.Inventors: Andrew E Horch, Hyun-Jin Cho, Farid Nemati, Scott Robins, Rajesh N. Gupta, Kevin J. Yang
-
Patent number: 7479414Abstract: An electrostatic discharge (ESD) device and method is provided. The ESD device can comprise a substrate doped to a first conductivity type, an epitaxial region doped to the second conductivity type, and a first well doped to the first conductivity type disposed in the substrate. The first well can comprise a first region doped to the first conductivity type, a second region doped to a second conductivity type, and a first isolation region disposed between the first region and the second region. The ESD device can also comprise a second well doped to a second conductivity type disposed in the substrate adjacent to the first well, where the second well can comprise a third region doped to the first conductivity type, a fourth region doped to the second conductivity type, and a second isolation region disposed between the third region and the fourth region.Type: GrantFiled: October 12, 2007Date of Patent: January 20, 2009Assignee: Intersil Americas Inc.Inventors: Javier A. Salcedo, Juin J. Liou, Joseph C. Bernier, Donald K. Whitney
-
Patent number: 7452756Abstract: The semiconductor device according to one of the aspects of the present invention includes a semiconductor substrate of a first conductivity type, having upper and lower surfaces. A collector region of a second conductivity type is formed on the lower surface of the semiconductor substrate, and a collector electrode is formed on the collector region. Also, at least one pair of isolation regions of the second conductivity type are formed extending from the upper surface of the semiconductor substrate to the collector layer for defining a drift region of the first conductivity type, in conjunction with the collector region. A base region of the second conductivity type is formed adjacent the upper surface of the semiconductor substrate and within the drift region, and an emitter region of the first conductivity type is formed adjacent the upper surface of the semiconductor substrate and within the base region. A gate electrode is formed opposing to the base region via an insulating layer.Type: GrantFiled: November 5, 2007Date of Patent: November 18, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Mitsuru Kaneda, Hideki Takahashi
-
Patent number: 7432135Abstract: A semiconductor device, including: a semiconductor substrate of a first conductivity type having a first and second major surfaces; a first conductivity type semiconductor layer formed on the first major surface of the semiconductor substrate; a base layer of a second conductivity type formed on the first major surface of the semiconductor layer and separated by the semiconductor layer from the semiconductor substrate; a pair of groove portions penetrating the base layer from the first major surface and reaching at least the semiconductor layer; an insulation film disposed inside the groove portion and a gate electrode formed inside the groove portion through the insulation film; a first conductivity type semiconductor layer and a second conductivity type semiconductor layer formed on the second major surface of the semiconductor substrate; and an emitter region disposed on the first major surface of the base layer and along the groove portions, wherein a transistor controlling a current flowing in the base lType: GrantFiled: August 9, 2006Date of Patent: October 7, 2008Assignee: Mitsubishi Electric CorporationInventor: Hideki Takahashi
-
Patent number: 7427800Abstract: A semiconductor device includes a field shield region that is doped opposite to the conductivity of the substrate and is bounded laterally by dielectric sidewall spacers and from below by a PN junction. For example, in a trench-gated MOSFET the field shield region may be located beneath the trench and may be electrically connected to the source region. When the MOSFET is reverse-biased, depletion regions extend from the dielectric sidewall spacers into the “drift” region, shielding the gate oxide from high electric fields and increasing the avalanche breakdown voltage of the device. This permits the drift region to be more heavily doped and reduces the on-resistance of the device. It also allows the use of a thin, 20 ? gate oxide for a power MOSFET that is to be switched with a 1V signal applied to its gate while being able to block over 30V applied across its drain and source electrodes, for example.Type: GrantFiled: November 12, 2004Date of Patent: September 23, 2008Inventor: Hamza Yilmaz
-
Patent number: 7419877Abstract: Edge termination for silicon carbide devices has a plurality of concentric floating guard rings in a silicon carbide layer that are adjacent and spaced apart from a silicon carbide-based semiconductor junction. An insulating layer, such as an oxide, is provided on the floating guard rings and a silicon carbide surface charge compensation region is provided between the floating guard rings and is adjacent the insulating layer. Methods of fabricating such edge termination are also provided.Type: GrantFiled: November 8, 2005Date of Patent: September 2, 2008Assignee: Cree, Inc.Inventors: Sei-Hyung Ryu, Anant K. Agarwal
-
Patent number: 7411257Abstract: An interlayer insulation film is etched to form contact holes in an integrated circuit part. At this time, a trench is not formed in a guard ring part. Subsequently, ion implantation is carried out in source/drain regions in a peripheral circuit part for contact compensation, and high-temperature annealing is carried out in order to activate implanted impurities. Subsequently, an interlayer insulation film, a storage capacitor, and another interlayer insulation film are formed in sequence. Then, contact holes reaching a part of wiring layers are formed in the peripheral circuit part while, in the guard ring part, a trench reaching a diffusion layer is formed. Next, a barrier metal film is formed in each of the contact holes and the trench, and further, a contact plug comprising, for example, a W film is buried therein.Type: GrantFiled: September 25, 2006Date of Patent: August 12, 2008Assignee: Fujitsu LimitedInventors: Kazutaka Yoshizawa, Kazuki Sato, Shinichiroh Ikemasu
-
Patent number: 7384826Abstract: A process for forming an ohmic contact on the back surface of a semiconductor body includes depositing a donor layer on the back surface of the semiconductor body followed by a sintering step to form a shallow intermetallic region capable of forming a low resistance contact with a contact metal.Type: GrantFiled: June 29, 2005Date of Patent: June 10, 2008Assignee: International Rectifier CorporationInventor: Giovanni Richieri
-
Publication number: 20080116480Abstract: Electrostatic discharge (ESD) protection is provided for an integrated circuit. In an aspect, a dynamic region having doped regions is formed on an epitaxy layer and substrate, and interconnects contact the dynamic region. In an aspect, the dynamic region operates as a back-to-back SCR that snaps back in both positive and negative voltage directions. In an aspect the dynamic region operates as an SCR that snaps back in a positive voltage direction and operates as a simple diode in a negative voltage direction. In another aspect, the dynamic region operates as an SCR that snaps back in a negative voltage direction and operates as a simple diode in a positive voltage direction. ESD protection over an adjustable and wide positive and negative voltage range is provided by varying widths and positioning of various doping regions. Breakdown voltages, critical voltages and critical currents are independently controlled.Type: ApplicationFiled: November 16, 2006Publication date: May 22, 2008Inventors: Jack L. Glenn, Mark W. Gose
-
Patent number: 7364971Abstract: A semiconductor device includes a body region, a drift region having a first part and a second part, and a trench gate electrode. The body region is disposed on the drift region. The first and second parts extend in an extending direction so that the second part is adjacent to the first part. The trench gate electrode penetrates the body region and reaches the drift region so that the trench gate electrode faces the body region and the drift region through an insulation layer. The trench gate electrode extends in a direction crossing with the extending direction of the first and second parts. The first part includes a portion near the trench gate electrode, which has an impurity concentration equal to or lower than that of the body region.Type: GrantFiled: February 21, 2006Date of Patent: April 29, 2008Assignee: DENSO CORPORATIONInventors: Hitoshi Yamaguchi, Mikimasa Suzuki, Yoshiyuki Hattori
-
Patent number: 7355260Abstract: A conductive layer includes a first portion that forms a Schottky region with an underlying first region having a first conductivity type. A second region of a second conductivity type underlies the first region, where the second conductivity type is opposite the first conductivity type. A third region of the first conductivity type immediately underlies the second region and is electrically coupled to a cathode of the device.Type: GrantFiled: June 30, 2004Date of Patent: April 8, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu K. Khemka, Vijay Parthasarathy, Ronghua Zhu, Amitava Bose
-
Patent number: 7339249Abstract: An insulating film is provided in a region surrounding a circuit region on a p type silicon substrate, and a frame-shaped electrode is provided to surround the circuit region on the insulating film. The region directly under the electrode at the surface of the p type silicon substrate is formed as a non-doped region with no impurity implanted. Then, a positive power supply potential is applied to the electrode. In this way, a depletion layer is formed directly under the electrode at the surface of the p type silicon substrate. Consequently, the substrate noise is shielded.Type: GrantFiled: February 28, 2005Date of Patent: March 4, 2008Assignee: NEC Electronics CorporationInventors: Ryota Yamamoto, Yasutaka Nakashiba
-
Patent number: 7335565Abstract: A method for forming a MOS device includes the steps of forming a gate proximate an upper surface of a semiconductor layer, the semiconductor layer including a substrate of a first conductivity type and a second layer of a second conductivity type; forming first and second source/drain regions of the second conductivity type in the second layer proximate the upper surface of the second layer, the first source/drain region being spaced laterally from the second source/drain region, the gate being formed at least partially between the first and second source/drain regions; and forming at least one electrically conductive trench in the second layer between the gate and the second source/drain region, the trench being formed proximate the upper surface of the semiconductor layer and extending substantially vertically through the second layer to the substrate.Type: GrantFiled: February 7, 2006Date of Patent: February 26, 2008Assignee: Agere Systems Inc.Inventors: Muhammed Ayman Shibib, Shuming Xu
-
Patent number: 7332380Abstract: According to an aspect of the present invention, there is provided a pattern design method of a semiconductor device, including preparing design pattern data, separating a pattern region of a semiconductor device on the basis of the design pattern data into a dummy pattern region and a dummy pattern prohibition region, dividing the dummy pattern region into dummy pattern unit regions, setting a plurality of inspection areas in the dummy pattern region and the dummy pattern prohibition region, the inspection area closing round at least the two or more dummy pattern unit regions, a part of the one dummy pattern unit region overlapping a part of another dummy pattern unit region, calculating a tentative pattern-covering fraction of a dummy pattern, the dummy pattern being formed of the dummy pattern unit region in the inspection area, calculating a final pattern-covering fraction of the dummy pattern unit region, the final pattern-covering fraction being obtained by averaging the tentative pattern-covering fractType: GrantFiled: August 19, 2005Date of Patent: February 19, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Matsuda
-
Patent number: 7326596Abstract: A method for forming a high voltage semiconductor power device comprises providing a first dopant source of first conductivity on an upper surface of a substrate of second conductivity. A second dopant source of first conductivity is provided on a lower surface of the substrate. The substrate is annealed for a first given time to drive the dopants from the first and second dopants sources into the substrate. The first and second dopant sources are removed from the upper and lower surfaces of the substrate. The substrate is annealed for a second given time to homogenize dopant concentration within the substrate after the first and second dopant sources have been removed, where the annealing the substrate for the second given time results in out-diffusion of dopants proximate the upper and lower surfaces of the substrate.Type: GrantFiled: April 22, 2005Date of Patent: February 5, 2008Assignee: IXYS CorporationInventors: Markus Bickel, Ulrich Kelberlau
-
Patent number: 7301201Abstract: A high voltage device prevents or minimizes the lowering of a maximum operating voltage range. Bulk resistances of the drift regions are reduced by forming trenches within the drift regions and filling the trenches with conductive polysilicon layers. The polysilicon layers reduce the bulk resistances and prevents or minimizes the operation of parasitic bipolar junction transistors typically formed when the high voltage device is manufactured.Type: GrantFiled: January 30, 2004Date of Patent: November 27, 2007Assignee: Hynix Semiconductor, Inc.Inventor: Lee-Yeun Hwang
-
Patent number: 7282750Abstract: A structure formed in a semiconductor substrate having at least one area having a high concentration of atoms of a metal such as platinum or gold, in which the area is surrounded with at least one first trench penetrating into the substrate.Type: GrantFiled: December 16, 2004Date of Patent: October 16, 2007Assignee: STMicroelectronics S.A.Inventor: Gérard Ducreux
-
Patent number: 7282386Abstract: A Schottky device having a plurality of unit cells, each having a Schottky contact portion, surrounded by a termination structure that causes depletion regions to form in a vertical and horizontal direction, relative to a surface of the device, during a reverse bias voltage condition.Type: GrantFiled: April 29, 2005Date of Patent: October 16, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu K. Khemka, Vijay Parthasarathy, Ronghua Zhu, Amitava Bose
-
Patent number: 7253486Abstract: In one example embodiment, a transistor (100) is provided. The transistor (100) comprises a source (10), a gate (30), a drain (20), and a field plate (40) located between the gate (30) and the drain (20). The field plate (40) comprises a plurality of connection locations (47) and a plurality of electrical connectors (45) connecting said plurality of connection locations (47) to a potential.Type: GrantFiled: July 31, 2002Date of Patent: August 7, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Bruce M. Green, Ellen Lan, Phillip Li
-
Patent number: 7247921Abstract: A semiconductor apparatus includes a semiconductor substrate having a device region and a periphery region surrounding the device region; a semiconductor device provided in the device region of the semiconductor substrate; a first electrode pad provided on the semiconductor substrate; a second electrode pad provided on the semiconductor substrate; a strip-like, first conductivity type semiconductor pattern; and a strip-like, second conductivity type semiconductor pattern. The strip-like, first conductivity type semiconductor pattern extends in the periphery region of the semiconductor substrate, and the first electrode pad is electrically connected to one end of the first conductivity type semiconductor pattern. The strip-like, second conductivity type semiconductor pattern constitutes a p-n junction in conjunction with the first conductivity type semiconductor pattern. The first and second electrode pads are electrically connected to both ends of the second conductivity type semiconductor pattern.Type: GrantFiled: June 9, 2005Date of Patent: July 24, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Masayuki Sugiura, Yasuhiko Kuriyama, Toru Sugiyama, Yoshikazu Tanabe, Makoto Shibamiya
-
Patent number: 7247888Abstract: There is here disclosed a film forming ring including a ring main body being made of an insulating material and formed in an annular shape along an edge of a substrate on which a film forming process by using a material gas in a plasma state is applied, and an inner rim of the ring main body being formed higher than its outside portion.Type: GrantFiled: February 28, 2005Date of Patent: July 24, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Hirotaka Ogihara, Yukio Nishiyama, Akio Ui, Takashi O
-
Patent number: 7235439Abstract: A power semiconductor device has an active region that includes a drift region. At least a portion of the drift region is provided in a membrane which has opposed top and bottom surfaces. In one embodiment, the top surface of the membrane has electrical terminals connected directly or indirectly thereto to allow a voltage to be applied laterally across the drift region. In another embodiment, at least one electrical terminal is connected directly or indirectly to the top surface and at least one electrical terminal is connected directly or indirectly to the bottom surface to allow a voltage to be applied vertically across the drift region. In each of these embodiments, the bottom surface of the membrane does not have a semiconductor substrate positioned adjacent thereto.Type: GrantFiled: July 6, 2005Date of Patent: June 26, 2007Assignee: Cambridge Semiconductor LimitedInventors: Florin Udrea, Gehan A J Amaratunga
-
Patent number: 7205582Abstract: An apparatus for switching microwave signals includes a plurality of input lines, a plurality of output lines; and a plurality of thyristor. Each thyristor has a lower conducting surface that is electrically connected to one of the input lines and an upper conducting surface that is electrically connected to one of the output lines. A selected thyristor transmits a microwave signal between a selected input line and a selected output line in an ON state and blocks the microwave signal between the selected input line and the selected output line in an OFF state.Type: GrantFiled: April 10, 2003Date of Patent: April 17, 2007Assignee: TeraBurst Networks, Inc.Inventors: Jules D. Levine, Ross LaRue, Stanley Freske, Thomas Holden
-
Patent number: 7202114Abstract: A complementary SCR-based structure enables a tunable holding voltage for robust and versatile ESD protection. The structure are n-channel high-holding-voltage low-voltage-trigger silicon controller rectifier (N-HHLVTSCR) device and p-channel high-holding-voltage low-voltage-trigger silicon controller rectifier (P-HHLVTSCR) device. The regions of the N-HHLVTSCR and P-HHLVTSCR devices are formed during normal processing steps in a CMOS or BICMOS process. The spacing and dimensions of the doped regions of N-HHLVTSCR and P-HHLVTSCR devices are used to produce the desired characteristics. The tunable HHLVTSCRs makes possible the use of this protection circuit in a broad range of ESD applications including protecting integrated circuits where the I/O signal swing can be either within the range of the bias of the internal circuit or below/above the range of the bias of the internal circuit.Type: GrantFiled: January 11, 2005Date of Patent: April 10, 2007Assignees: Intersil Americas Inc., The University of central FloridaInventors: Javier A. Salcedo, Juin J. Liou, Joseph C. Bernier, Donald K. Whitney, Jr.
-
Patent number: 7186594Abstract: A high voltage ESD-protection structure is used to protect delicate transistor circuits connected to an input or output of an integrated circuit bond pad from destructive high voltage ESD events by conducting at a controlled breakdown voltage that is less than a voltage that may cause destructive breakdown of the input and/or output circuits. The ESD-protection structure is able to absorb high current from these ESD events without snapback that would compromise operation of the higher voltage inputs and/or outputs of the integrated circuit. The ESD-protection structure will conduct when an ESD event occurs at a voltage above a controlled breakdown voltage of an electronic device, e.g., diode, in the ESD protection structure. Conduction of current from an ESD event having a voltage above the electronic device controlled breakdown voltage may be through another electronic device, e.g.Type: GrantFiled: July 18, 2005Date of Patent: March 6, 2007Assignee: Microchip Technology Inc.Inventors: Randy L. Yach, Gregg Dix
-
Patent number: 7179691Abstract: The invention describes a structure and a process for providing ESD semiconductor protection with reduced input capacitance. The structure consists of heavily doped P+ guard rings surrounding the I/O ESD protection device and the Vcc to Vss protection device. In addition, there is a heavily doped N+ guard ring surrounding the I/O protection device and its P+ guard ring. The guard rings enhance structure diode elements providing enhanced ESD energy discharge path capability enabling the elimination of a specific conventional Vss to I/O pad ESD protection device. This reduces the capacitance seen by the I/O circuit while still providing adequate ESD protection for the active circuit devices.Type: GrantFiled: July 29, 2002Date of Patent: February 20, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jian-Hsing Lee, Shui Hun Yi Chen
-
Patent number: 7125755Abstract: A mask for manufacturing integrated circuits and use of the mask. The mask has a mask substrate. The mask also has an active mask region within a first portion of the mask substrate. The active region is adapted to accumulate a pre-determined level of static electricity. The mask also has a first guard ring structure surrounding a portion of the active mask region to isolate the active region from an outer region of the mask substrate and a second guard ring structure having at least one fuse structure surrounding a portion of the first guard ring structure. The fuse structure is operably coupled to the active region to absorb a current from static electricity. The static electricity is accumulated by the active region to the pre-determined level and being discharged as current to the fuse structure while maintaining the active region free from damage from the static electricity.Type: GrantFiled: February 6, 2004Date of Patent: October 24, 2006Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Kuei-Chi Kuo
-
Patent number: 7060562Abstract: A method for fabricating gate electrodes (7) in a field plate trench transistor (1) having a cell array with a plurality of trenches (3) and a plurality of mesa regions (8) arranged between the trenches comprises the following steps: application of a gate electrode layer (7) to the cell array in such a way that the gate electrode layer (7) has depressions within or above the trenches (3), application of a mask layer (10) to the cell array, etching-back of the mask layer (10) in such a way that mask layer residues (10) remain only within the depressions of the gate electrode layer (7), and etching-back of the gate electrode layer (7) using the mask layer residues (10) as an etching mask in such a way that gate electrode layer residues (7) remain only within/above the trenches (3).Type: GrantFiled: February 4, 2005Date of Patent: June 13, 2006Assignee: Infineon Technologies AGInventors: Ralf Henninger, Franz Hirler, Uli Hiller, Jan Ropohl
-
Patent number: 7049669Abstract: A semiconductor device comprises an active region of a first conductivity type including a transistor structure, and a ring shaped region of the first conductivity type extending from a surface of the active region into the active region and substantially surrounding the transistor structure.Type: GrantFiled: September 15, 2003Date of Patent: May 23, 2006Assignee: Infineon Technologies AGInventors: Gordon Ma, Qiang Chen
-
Patent number: 7037814Abstract: In an integrated circuit, dopant concentration levels are adjusted by making use of a perforated mask. Doping levels for different regions across an integrated circuit can be differently defined by making use of varying size and spacings to the perforations in the mask. The diffusion of dopant is completed by making use of an annealing stage.Type: GrantFiled: October 10, 2003Date of Patent: May 2, 2006Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Andy Strachan, Peter J. Hopper, Philipp Lindorfer
-
Patent number: 7029981Abstract: A method of forming bipolar junction devices, including forming a mask to expose the total surface of the emitter region and adjoining portions of the surface of the base region. A first dielectric layer is formed over the exposed surfaces. A field plate layer is formed on the first dielectric layer juxtaposed on at least the total surface of the emitter region and adjoining portions of the surface of the base region. A portion of the field plate layer is removed to expose a first portion of the emitter surface. A second dielectric layer is formed over the field plate layer and the exposed portion of the emitter. A portion of the second dielectric layer is removed to expose the first portion of the emitter surface and adjoining portions of the field plate layer. A common contact is made to the exposed first portion of the emitter surface and the adjoining portions of the field plate layer. In another embodiment, the field plate and emitter contact are formed simultaneously.Type: GrantFiled: June 25, 2004Date of Patent: April 18, 2006Assignee: Intersil Americas, Inc.Inventors: Nicolaas W. van Vonno, Dustin Woodbury
-
Patent number: 6960496Abstract: A method of integrated circuit fabrication includes first forming at least one via in an insulting layer, and thereafter forming at least one trench-like structure separately. After a via is formed in an insulating layer, a layer of resist material is formed on the surface of the insulting layer and substantially filled the via. This step is followed by patterning at least one trench-like structure on the resist layer, and the trench-like structure is etched to the desired level. In some other embodiments, at least one trench-like structure is formed before at least one via is formed. An integrated circuit is manufactured by the aforementioned methods.Type: GrantFiled: April 3, 2003Date of Patent: November 1, 2005Assignee: Taiwan Semiconductor ManufacturingInventors: Chao-Cheng Chen, Kang-Cheng Lin
-
Patent number: 6943406Abstract: According to the present invention, there is provided a semiconductor device having, a semiconductor substrate having a surface on which an insulating layer is formed, a first-conductivity-type first semiconductor layer formed on the insulating layer and having a first impurity concentration, a first-conductivity-type second semiconductor region formed in the first semiconductor layer from a surface of the first semiconductor layer to a surface of the insulating layer, and having a concentration higher than the first impurity concentration, a second-conductivity-type third semiconductor region formed in the first semiconductor layer from the surface of the first semiconductor layer to the surface of the insulating layer with a predetermined distance between the second and third semiconductor regions, and having a second impurity concentration, a second-conductivity-type fourth semiconductor region formed in a surface portion of the second semiconductor region, and having a concentration higher than the secondType: GrantFiled: October 30, 2003Date of Patent: September 13, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Uchihara, Yasunori Usui, Hideyuki Ura, Takuma Hara
-
Patent number: 6927103Abstract: Termination of a high voltage device is achieved by a plurality of discrete deposits of charge that are deposited in varying volumes and/or spacing laterally along a termination region. The manner in which the volumes and/or spacing varies also varies between different layers of a multiple layer device. In a preferred embodiment, the variations are such that the field strength is substantially constant along any horizontal or vertical cross section of the termination region.Type: GrantFiled: November 12, 2003Date of Patent: August 9, 2005Assignee: Koninklijke Phillips Electronics N.V.Inventors: Ted Letavic, Mark Simpson
-
Patent number: 6927102Abstract: A power semiconductor device has an active region that includes a drift region. At least a portion of the drift region is provided in a membrane which has opposed top and bottom surfaces. In one embodiment, the top surface of the membrane has electrical terminals connected directly or indirectly thereto to allow a voltage to be applied laterally across the drift region. In another embodiment, at least one electrical terminal is connected directly or indirectly to the top surface and at least one electrical terminal is connected directly or indirectly to the bottom surface to allow a voltage to be applied vertically across the drift region. In each of these embodiments, the bottom surface of the membrane does not have a semiconductor substrate positioned adjacent thereto.Type: GrantFiled: October 29, 2003Date of Patent: August 9, 2005Assignee: Cambridge Semiconductor LimitedInventors: Florin Udrea, Gehan A. J. Amaratunga
-
Patent number: 6917077Abstract: A semiconductor arrangement including: a substrate having a substrate layer (13) with an upper and lower surface, the substrate layer (13) being of a first conductivity type; a first buried layer (12) in the substrate, extending along said lower surface below a first portion of said upper surface of said substrate layer (13), and a second buried layer (12) in the substrate, extending along said lower surface below a second portion of said upper surface of said substrate layer (13); a first diffusion (26) in said first portion of said substrate layer (13), being of a second conductivity type opposite to said first conductivity type and having a first distance to said first buried layer (12) for defining a first breakdown voltage between said first diffusion (26) and said first buried layer (12); a second diffusion (45) in said second portion of said substrate layer (13), being of said second conductivity type and having a second distance to said second buried layer (12) for defining a second breakdown voltaType: GrantFiled: October 5, 2001Date of Patent: July 12, 2005Assignee: Koninklijke Philips Electronics N.V.Inventors: Petrus Hubertus Cornelis Magnee, Freerk Van Rijs, Hendrik Gezienus Albert Huizing
-
Patent number: 6906381Abstract: A lateral semiconductor device (20) such as LDMOS, a LIGBT, a lateral diode, a lateral GTO, a lateral JFET or a lateral BJT, comprising a drift region (12) having a first surface (22) and a first conductivity type, first and second conductive (4, 8) extending into the drift region from the first surface. The lateral semiconductor device further comprises an additional region (24) or several additional regions, having a second conductivity type, between the first and second semiconductor regions (4, 8), the additional region extending into the drift region from the first surface (22), wherein the additional region forms a junction dividing the electric field between the first and second semiconductor regions when a current path is established between the first and second semiconductor regions. This allows the doping concentration of the drift region to be increased, thereby lowering the on-resistance of the device.Type: GrantFiled: June 8, 2001Date of Patent: June 14, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Andre Peyre-Lavigne, Irenee Pages, Pierre Rossel, Frederic Morancho, Nathalie Cezac
-
Patent number: 6870199Abstract: A semiconductor device that helps to prevent the occurrence of current localization in the vicinity of an electrode edge and improves the reverse-recovery withstanding capability. The semiconductor device according to the invention includes a first carrier lifetime region, in which the carrier lifetime is short, formed in such a configuration that the first carrier lifetime region extends across the edge area of an anode electrode projection, which projects the anode electrode vertically into a semiconductor substrate. The first carrier lifetime region also includes a vertical boundary area spreading nearly vertically between a heavily doped p-type anode layer and a lightly doped semiconductor layer. The first carrier lifetime region of the invention is formed by irradiating with a particle beam, such as a He2+ ion beam or a proton beam.Type: GrantFiled: November 3, 2000Date of Patent: March 22, 2005Assignee: Fuji Electric Co., Ltd.Inventors: Ko Yoshikawa, Michio Nemoto, Takeshi Fujii
-
Patent number: 6849908Abstract: A good interface characteristic can be maintained, and a leakage current of a dielectric film can be decreased. A semiconductor device according to one aspect of the present invention includes: a semiconductor substrate; a gate dielectric film containing at least nitrogen and a metal, the gate dielectric film being formed on the semiconductor substrate, and including a first layer region contacting the semiconductor substrate, a second layer region located at a side opposite to that of the first layer region in the gate dielectric film, and a third layer region located between the first and second layer regions, a maximum value of a nitrogen concentration in the third layer region being higher than maximum values thereof in the first and second layer regions; a gate electrode contacting the second layer region; and a pair of source and drain regions formed at both sides of the gate dielectric film in the semiconductor substrate.Type: GrantFiled: February 6, 2004Date of Patent: February 1, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Izumi Hirano, Masato Koyama, Akira Nishiyama
-
Patent number: 6841837Abstract: A semiconductor device has: a gate insulator film of a transistor formed in a predetermined region on a region of a first conductivity type; a gate electrode of the transistor formed on the gate insulator film; a diffusion layer of a second conductivity type formed on both sides of the gate insulator film on the region of the first conductivity type; and a diffusion layer of the first conductivity type formed on the region of the first conductivity type so as to surround the gate insulator film and the diffusion layer of the second conductivity type. The diffusion layer of the first conductivity type has a higher impurity concentration than the region of the first conductivity type. In such a semiconductor device, the diffusion layer of the first conductivity type is formed so as to be separated from the gate insulator film.Type: GrantFiled: January 25, 2001Date of Patent: January 11, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yukihiro Inoue
-
Publication number: 20040262675Abstract: According to the present invention, there is provided a semiconductor device having, a semiconductor substrate having a surface on which an insulating layer is formed, a first-conductivity-type first semiconductor layer formed on the insulating layer and having a first impurity concentration, a first-conductivity-type second semiconductor region formed in the first semiconductor layer from a surface of the first semiconductor layer to a surface of the insulating layer, and having a concentration higher than the first impurity concentration, a second-conductivity-type third semiconductor region formed in the first semiconductor layer from the surface of the first semiconductor layer to the surface of the insulating layer with a predetermined distance between the second and third semiconductor regions, and having a second impurity concentration, a second-conductivity-type fourth semiconductor region formed in a surface portion of the second semiconductor region, and having a concentration higher than the secondType: ApplicationFiled: October 30, 2003Publication date: December 30, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takeshi Uchihara, Yasunori Usui, Hideyuki Ura, Takuma Hara
-
Publication number: 20040262629Abstract: In one embodiment of the invention, a semiconductor component includes a semiconductor substrate (110), a first dielectric layer (120) above the semiconductor substrate, a first ohmic contact region (410) and a second ohmic contact region (420) above the semiconductor substrate, a gate electrode (1120) above the semiconductor substrate and between the first ohmic contact region and the second ohmic contact region, a field plate (210) above the first dielectric layer and between the gate electrode and the second ohmic contact region, a second dielectric layer (310) above the field plate, the first dielectric layer, the first ohmic contact region, and the second ohmic contact region, and a third dielectric layer (910) between the gate electrode and the field plate and not located above the gate electrode or the field plate.Type: ApplicationFiled: June 27, 2003Publication date: December 30, 2004Applicant: Motorola, Inc.Inventors: Randy D. Redd, Paul A. Fisher, Olin L. Hartin, Lawrence S. Klingbeil, Ellen Lan, Hsin-Hua P. Li, Charles E. Weitzel
-
Patent number: 6828177Abstract: A method for manufacturing a gate pad protection structure applied in a power semiconductor device is provided. The method includes steps of (a) forming a gate oxide layer on a substrate, (b) forming a polysilicon layer on the gate oxide layer, (c) forming a polysilicon window and a polysilicon window array on the polysilicon layer, and (d) performing an ion implantation via the polysilicon window and the polysilicon window array.Type: GrantFiled: December 30, 2002Date of Patent: December 7, 2004Assignee: Pyramis CorporationInventors: Jun Zeng, Ming-Jiang Zhou, Tzong-Shiann Wu
-
Publication number: 20040232510Abstract: A hybrid semiconductor device is presented in which one or more diode regions are integrated into a transistor region. In a preferred embodiment the transistor region is a continuous (self-terminating) SOI LDMOS device in which are integrated one or more diode portions. Within the diode portions, since there is only one PN junction, the mechanism for breakdown failure due to bipolar turn-on is nonexistent. The diode regions are formed such that they have a lower breakdown voltage than the transistor region, and thus any transient voltage (or current) induced breakdown is necessarily contained in the diode regions. In a preferred embodiment, the breakdown voltage of the diode portions is lowered by narrowing their field plate length relative to the transistor portion of the device. This allows the device to survive any such breakdown without being destroyed, resulting in a more rugged and more reliable device.Type: ApplicationFiled: July 2, 2004Publication date: November 25, 2004Inventors: John Petruzzello, Theodore James Letavic, Mark Simpson
-
Publication number: 20040222461Abstract: A lateral semiconductor device (20) such as LDMOS, a UIGBT, a lateral diode, a lateral GTO, a lateral JFRT or a lateral BJT, comprising a drift region (12) having a first surface (22) and a first conductivity type, first and second conductive regions (4, 8) extending into the drift region from the first surface. The lateral semiconductor device further comprises an additional region (24) or several additional regions, having a second conductivity type, between the first and second semiconductor regions (4, 8), the additional region extending into the drift region from the first surface (22), wherein the additional region forms a junction dividing the electric field between the first and second semiconductor regions when a current path is established between the first and second semiconductor regions. This allows the doping concentration of the drift region to be increased, thereby lowering the on-resistance of the device.Type: ApplicationFiled: June 26, 2003Publication date: November 11, 2004Inventors: Andre Peyre-Lavigne, Irenee Pages, Pierre Rossel, Frederic Morancho, Nathalie Cezac
-
Patent number: 6806123Abstract: The invention includes a DRAM array having a structure therein which includes a first material separated from a second material by an intervening insulative material. The first material is doped to at least 1×1017 atoms/cm3 with n-type and p-type dopant. The invention also includes a semiconductor construction in which a doped material is over a segment of a substrate. The doped material has a first type majority dopant therein, and is electrically connected with an electrical ground. A pair of conductively-doped diffusion regions are adjacent the segment, and spaced from one another by at least a portion of the segment. The conductively-doped diffusion regions have a second type majority dopant therein. The invention also encompasses methods of forming semiconductor constructions.Type: GrantFiled: April 26, 2002Date of Patent: October 19, 2004Assignee: Micron Technology, Inc.Inventors: Mark McQueen, Luan C. Tran, Chandra Mouli