Including Diode Patents (Class 438/237)
-
Publication number: 20120049287Abstract: A trench isolation metal-oxide-semiconductor (MOS) P-N junction diode device and a manufacturing method thereof are provided. The trench isolation MOS P-N junction diode device is a combination of an N-channel MOS structure and a lateral P-N junction diode, wherein a polysilicon-filled trench oxide layer is buried in the P-type structure to replace the majority of the P-type structure. As a consequence, the trench isolation MOS P-N junction diode device of the present invention has the benefits of the Schottky diode and the P-N junction diode. That is, the trench isolation MOS P-N junction diode device has rapid switching speed, low forward voltage drop, low reverse leakage current and short reverse recovery time.Type: ApplicationFiled: July 26, 2011Publication date: March 1, 2012Applicant: PFC DEVICE CORPORATIONInventors: Mei-Ling Chen, Hung-Hsin Kuo, Kou-Liang Chao
-
Patent number: 8124970Abstract: A phase change memory device having buried conduction lines directly underneath phase change memory cells is presented. The phase change memory device includes buried conduction lines buried in a semiconductor substrate and phase change memory cells arranged on top of the buried conductive lines. By having the buried conduction lines directly underneath the phase change memory cells, the resultant device can realize a considerable reduction in size.Type: GrantFiled: December 18, 2009Date of Patent: February 28, 2012Assignee: Hynix Semiconductor Inc.Inventor: Ki Ho Yang
-
Publication number: 20120040503Abstract: A fabrication method of integrating a power transistor and a schottky diode on a monolithic substrate is provided. Firstly, a substrate of a first conductive type is provided. Then, at least a polysilicon gate and a second polysilicon structure are formed on the substrate. At least a portion of the second polysilicon structure is located on an upper surface of the substrate. Thereafter, a body of a second conductive type and a source region of the first conductive type are formed between the polysilicon gate and the second polysilicon structure. Then, an interlayer dielectric film is formed on the polysilicon gate to define a source contact window, but the second polysilicon structure is still exposed. Afterward, a portion of the second polysilicon structure is removed to form a schottky contact window to expose the substrate.Type: ApplicationFiled: August 11, 2010Publication date: February 16, 2012Applicant: GREAT POWER SEMICONDUCTOR CORP.Inventor: KAO-WAY TU
-
Publication number: 20120025301Abstract: This invention discloses bottom-source lateral diffusion MOS (BS-LDMOS) device. The device has a source region disposed laterally opposite a drain region near a top surface of a semiconductor substrate supporting a gate thereon between the source region and a drain region. The BS-LDMOS device further has a combined sinker-channel region disposed at a depth in the semiconductor substrate entirely below a body region disposed adjacent to the source region near the top surface wherein the combined sinker-channel region functioning as a buried source-body contact for electrically connecting the body region and the source region to a bottom of the substrate functioning as a source electrode. A drift region is disposed near the top surface under the gate and at a distance away from the source region and extending to and encompassing the drain region.Type: ApplicationFiled: August 25, 2011Publication date: February 2, 2012Inventors: Sik K. Lui, François Hébert, Anup Bhalla
-
Patent number: 8105895Abstract: This invention discloses a semiconductor power device that includes an active cell area having a plurality of power transistor cells. Each of said power transistor cells has a planar Schottky diode that includes a Schottky junction barrier metal covering areas above gaps between separated body regions between two adjacent power transistor cells. The separated body regions further provide a function of adjusting a leakage current of said Schottky diode in each of said power transistor cells. Each of the planar Schottky diodes further includes a Shannon implant region disposed in a gap between the separated body regions of two adjacent power transistor cells for further adjusting a leakage current of said Schottky diode. Each of the power transistor cells further includes heavy body doped regions in the separated body regions next to source regions surrounding said Schottky diode forming a junction barrier Schottky (JBS) pocket region.Type: GrantFiled: February 17, 2011Date of Patent: January 31, 2012Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Anup Bhalla, Xiaobin Wang, Moses Ho
-
Patent number: 8102486Abstract: A liquid crystal panel comprises a temperature sensor (1) formed on a glass substrate (11). The temperature sensor (1) includes two junction structures (2) and (5). The junction structure (2) is formed such that two different semiconductor films (3) and (4) are joined together. The junction structure (5) is formed such that two different semiconductor films (6) and (7) are joined together. The liquid crystal panel outputs divided voltage between the voltage applied to the junction structure (2) and the voltage applied to the junction structure (5) as the voltage depending on the temperature of the liquid crystal panel. As the result, the liquid crystal panel comprising the temperature sensor (1) of simple structure and high performance is provided.Type: GrantFiled: June 6, 2007Date of Patent: January 24, 2012Assignee: Sharp Kabushiki KaishaInventors: Asahi Yamato, Kiyoshi Nakagawa, Toshihiro Yanagi
-
Publication number: 20110316077Abstract: A power semiconductor structure with schottky diode is provided. In the step of forming the gate structure, a separated first polysilicon structure is also formed on the silicon substrate. Then, the silicon substrate is implanted with dopants by using the first polysilicon structure as a mask to form a body and a source region. Afterward, a dielectric layer is deposited on the silicon substrate and an open penetrating the dielectric layer and the first polysilicon structure is formed so as to expose the source region and the drain region below the body. The depth of the open is smaller than the greatest depth of the body. Then, a metal layer is filled into the open to electrically connect to the source region and the drain region.Type: ApplicationFiled: June 23, 2010Publication date: December 29, 2011Applicant: GREAT POWER SEMICONDUCTOR CORP.Inventors: HSIU WEN HSU, CHUN YING YEH
-
Patent number: 8080460Abstract: Some embodiments include methods of forming diodes. A stack may be formed over a first conductive material. The stack may include, in ascending order, a sacrificial material, at least one dielectric material, and a second conductive material. Spacers may be formed along opposing sidewalls of the stack, and then an entirety of the sacrificial material may be removed to leave a gap between the first conductive material and the at least one dielectric material. In some embodiments of forming diodes, a layer may be formed over a first conductive material, with the layer containing supports interspersed in sacrificial material. At least one dielectric material may be formed over the layer, and a second conductive material may be formed over the at least one dielectric material. An entirety of the sacrificial material may then be removed.Type: GrantFiled: November 26, 2008Date of Patent: December 20, 2011Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Bhaskar Srinivasan
-
Patent number: 8076196Abstract: The semiconductor device includes: memory cells each having a first multilayer electrode including a first lower electrode made of a first conductive film and a first upper electrode made of a second conductive film formed one on the other with a first interface film therebetween; and a diode having a diode electrode made of the second conductive film and a second interface film as a silicon oxide film formed at the interface between the diode electrode and a substrate. The first interface film has a thickness with which electrical connection between the lower electrode and the upper electrode is maintained, and the second interface film has a thickness with which epitaxial growth between the substrate and the diode electrode is inhibited.Type: GrantFiled: October 6, 2010Date of Patent: December 13, 2011Assignee: Panasonic CorporationInventor: Nobuyoshi Takahashi
-
Patent number: 8076195Abstract: A resistive memory structure, for example, phase change memory structure, includes one access device and two or more resistive memory cells. Each memory cell is coupled to a rectifying device to prevent parallel leak current from flowing through non-selected memory cells. In an array of resistive memory bit structures, resistive memory cells from different memory bit structures are stacked and share rectifying devices.Type: GrantFiled: February 16, 2010Date of Patent: December 13, 2011Assignee: Micron Technology, Inc.Inventors: Jun Liu, Mike Violette
-
Publication number: 20110298051Abstract: Apparatus, systems, and methods may include managing electrostatic discharge events by using a semiconductor device having a non-aligned gate to implement a snap-back voltage protection mechanism. Such devices may be formed by doping a semiconductor substrate to form a first conductive region as a well, forming one of a source region and a drain region in the well, depositing a layer of polysilicon on the substrate to establish a gating area that does not overlap the one of the source region and the drain region, and forming an integrated circuit supported by the substrate to couple to the one of the source region and the drain region to provide snap-back voltage operation at a node between the integrated circuit and the source or drain region. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: August 19, 2011Publication date: December 8, 2011Applicant: SYNOPSYS, INC.Inventors: Cong Khieu, Yanjun Ma, Jaideep Mavoori
-
Patent number: 8067301Abstract: A reliable image sensor and a method for forming the same are provided. The image sensor includes a photo-detective device. At least one transistor is electrically connected to the photo-detective device for outputting charges stored in the photo-detective device. A transistor directly connected to the photo-detective device includes a gate electrode pattern and an ion-implantation interrupting pattern arranged on the gate electrode pattern. Since the ion-implantation interrupting pattern is located on an upper portion of the gate electrode pattern of the transistor in the vicinity of the photo-detective device, a threshold voltage of the gate electrode pattern of the transistor in the vicinity of the photo-detective device is adjusted to a desired value.Type: GrantFiled: January 22, 2010Date of Patent: November 29, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Duk-Min Yi, Sung-Keun Won, Jun-Yeoul You
-
Publication number: 20110278666Abstract: A trench MOSFET with integrated Schottky diode in a single cell includes a plurality of body regions extending to an epitaxial layer; a first trench extending through one of the body regions and reaching the epitaxial layer, the first trench being substantially filled by a conductive material that is separated from a sidewall of the first trench by a layer of dielectric material; and a second trench positioned between two adjacent body regions and extended into the epitaxial layer. Two source regions, two heavy body contact regions and the two adjacent body regions surround the second trench. The trench MOSFET further includes a Schottky diode having a metal layer formed along a sidewall and near a bottom of the second trench. In its manufacturing method, the spacer and self-alignment are processed two times, thus low cost and high reliability performance of the device are achieved at the same time.Type: ApplicationFiled: May 13, 2010Publication date: November 17, 2011Inventors: Wei Liu, Fan Wang, Yichuan Cheng
-
Publication number: 20110266624Abstract: An ESD protection device for an I/O pad (401); the device comprising a MOS transistor (420) having at least one elongated source region (422) and at least one elongated drain region (421) in a substrate (400) of first conductivity, the length (420a) of the source and drain regions oriented in a direction, the source tied to ground potential (430); a diode having an area including at least one elongated anode region and at least one elongated cathode region in a well of opposite conductivity, the lengths of the anode and cathode regions oriented in the same direction as the transistor regions; the diode area and the well divided normal to the lengths of the anode and cathode regions into two portions (anode portions 411x, 411y, cathode portions 412x, 412y, length portions 410x, 410y, well portions 440x, 440y); and the anode portions connected to the I/O pad, and the cathode portions connected to the transistor drain.Type: ApplicationFiled: April 30, 2010Publication date: November 3, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Charvaka DUVVURY, Yen-Yi LIN
-
Patent number: 8048474Abstract: A method of making a nonvolatile memory cell includes forming a steering element and forming a carbon resistivity switching material storage element by coating a carbon containing colloid.Type: GrantFiled: August 7, 2008Date of Patent: November 1, 2011Assignee: SanDisk 3D LLCInventors: Tanmay Kumar, Er-Xuan Ping, Alper Ilkbahar
-
Publication number: 20110254095Abstract: An object is to reduce the number of manufacturing steps of a semiconductor device, to improve yield of a semiconductor device, or to reduce manufacturing cost of a semiconductor device. One embodiment of the present invention relates to a semiconductor device and a method for manufacturing the semiconductor device. The semiconductor device includes, over a substrate, a first transistor having a single crystal semiconductor layer in a channel formation region, a second transistor that is isolated from the first transistor with an insulating layer positioned therebetween and has an oxide semiconductor layer in a channel formation region, and a diode having a single crystal semiconductor layer and a oxide semiconductor layer.Type: ApplicationFiled: April 11, 2011Publication date: October 20, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Koichiro KAMATA, Yoshiaki ITO, Takuro OHMARU
-
Patent number: 8034680Abstract: Provided are a memory device formed using one or more source materials not containing hydrogen as a constituent element and a method of manufacturing the memory device.Type: GrantFiled: June 25, 2009Date of Patent: October 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Kihwan Kim, Youngsoo Park, Junghyun Lee, Changjung Kim, Bosoo Kang
-
Patent number: 8030118Abstract: A method for producing a single crystal silicon solar cell including the steps of: implanting ions into a single crystal silicon substrate through an ion implanting surface thereof; closely contacting the single crystal silicon substrate and a transparent insulator substrate with each other via a transparent electroconductive adhesive while using the ion implanting surface as a bonding surface; curing and maturing the transparent electroconductive adhesive into a transparent electroconductive film; applying an impact to the ion implanted layer to mechanically delaminate the single crystal silicon substrate to leave a single crystal silicon layer; and forming a p-n junction in the single crystal silicon layer.Type: GrantFiled: October 19, 2007Date of Patent: October 4, 2011Assignee: Shin-Etsu Chemical Co., Ltd.Inventors: Atsuo Ito, Shoji Akiyama, Makoto Kawai, Koichi Tanaka, Yuuji Tobisaka, Yoshihiro Kubota
-
Patent number: 8030155Abstract: A method of forming a rectifying diode. The method comprises providing a first semiconductor region of a first conductivity type and having a first dopant concentration and forming a second semiconductor region in the first semiconductor region. The second semiconductor region has the first conductivity type and having a second dopant concentration greater than the first dopant concentration. The method also comprises forming a conductive contact to the first semiconductor region and forming a conductive contact to the second semiconductor region. The rectifying diode comprises a current path, and the path comprises: (i) the conductive contact to the first semiconductor region; (ii) the first semiconductor region; (iii) the second semiconductor region; and (iv) the conductive contact to the second semiconductor region. The second semiconductor region does not extend to a layer buried relative to the first semiconductor region.Type: GrantFiled: May 12, 2008Date of Patent: October 4, 2011Assignee: Texas Instruments IncorporatedInventors: Vladimir F. Drobny, Derek W. Robinson
-
Patent number: 8021902Abstract: A method of fabricating a light emitting diode includes the following steps. A substrate is provided and a first semiconductor layer, an active layer, and a second semiconductor layer are placed on the substrate. A carbon nanotube structure is provided and the carbon nanotube structure is lie on the second semiconductor layer. A first electrode is formed on the carbon nanotube structure. A portion of the first semiconductor layer is exposed and a second electrode is formed on the exposed portion of the first semiconductor layer to obtain the light emitting diode.Type: GrantFiled: September 3, 2009Date of Patent: September 20, 2011Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Qun-Qing Li, Kai-Li Jiang, Shou-Shan Fan
-
Patent number: 8021910Abstract: A method for producing a single crystal silicon solar cell including the steps of: implanting ions into a single crystal silicon substrate through an ion implanting surface thereof to form an ion implanted layer in the single crystal silicon substrate; forming a transparent electroconductive film on a surface of a transparent insulator substrate; conducting a surface activating treatment for the ion implanting surface of the single crystal silicon substrate and/or a surface of the transparent electroconductive film on the transparent insulator substrate; bonding the ion implanting surface of the single crystal silicon substrate and the surface of the transparent electroconductive film on the transparent insulator substrate to each other; applying an impact to the ion implanted layer; and forming a p-n junction in the single crystal silicon layer.Type: GrantFiled: October 18, 2007Date of Patent: September 20, 2011Assignee: Shin-Etsu Chemical Co., Ltd.Inventors: Atsuo Ito, Shoji Akiyama, Makoto Kawai, Koichi Tanaka, Yuuji Tobisaka, Yoshihiro Kubota
-
Publication number: 20110223729Abstract: A method of fabricating a semiconductor integrated circuit including a power diode includes providing a semiconductor substrate of first conductivity type, fabricating a integrated circuit such as a CMOS transistor circuit in a first region of the substrate, and fabricating a power diode in a second region in the semiconductor substrate. Dielectric material is formed between the first region and the second regions thereby providing electrical isolation between the integrated circuit in the first region and the power diode in the second region. The power diode can comprise a plurality of MOS source/drain elements and associated gate elements all connected together by one electrode of the diode, and a semiconductor layer in the second region can function as another source/drain of the power diode.Type: ApplicationFiled: May 16, 2011Publication date: September 15, 2011Applicant: DIODES, INCORPORATEDInventors: Paul Chang, Geeng-Chuan Chern, Prognyan Ghosh, Wayne Y.W. Hsueh, Vladmir Rodov
-
Patent number: 8017425Abstract: An image sensor capable of overcoming a decrease in photo sensitivity resulted from using a single crystal silicon substrate, and a method for fabricating the same are provided. An image sensor includes a single crystal silicon substrate, an amorphous silicon layer formed inside the substrate, a photodiode formed in the amorphous silicon layer, and a transfer gate formed over the substrate adjacent to the photodiode and transferring photoelectrons received from the photodiode.Type: GrantFiled: April 14, 2009Date of Patent: September 13, 2011Assignee: Crosstek Capital, LLCInventors: Myoung-Shik Kim, Hyung-Jun Kim
-
Patent number: 8003478Abstract: In one embodiment, a bi-directional diode structure is formed to have a substantially symmetrical current-voltage characteristic.Type: GrantFiled: June 6, 2008Date of Patent: August 23, 2011Assignee: Semiconductor Components Industries, LLCInventors: Mark Duskin, Suem Ping Loo, Ali Salih
-
Patent number: 7998804Abstract: A nonvolatile memory device including a nano dot and a method of fabricating the same are provided. The nonvolatile memory device may include a lower electrode, an oxide layer on the lower electrode, a nano dot in the oxide layer and an upper electrode on the oxide layer. In example embodiments, the current paths inside the oxide layer may be unified, thereby stabilizing the reset current.Type: GrantFiled: December 22, 2008Date of Patent: August 16, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Jin Park, Myoung-Jae Lee, Young-Kwan Cha, Sun-Ae Seo, Kyung-Sang Cho, Kwang-Soo Seol
-
Patent number: 7999314Abstract: A semiconductor device includes an n-conductive type semiconductor substrate having a main side and a rear side, a p-conductive type layer arranged over the main side of the substrate, a main side n-conductive type region arranged in the p-conductive type layer, a rear side n-conductive type layer arranged over the rear side of the substrate, a first trench which reaches the substrate and penetrates the main side n-conductive type region and the p-conductive type layer, a second trench which reaches an inside of the p-conductive type layer, a second electrode layer, which is embedded in the second trench and connected to the p-conductive type layer. Hereby, the semiconductor device, in which the recovery property of a diode cell can be improved without damaging the property of a MOS transistor cell or an IGBT cell and the surge withstand property does not deteriorate, can be obtained.Type: GrantFiled: June 19, 2008Date of Patent: August 16, 2011Assignee: Denso CorporationInventors: Yukio Tsuzuki, Makoto Asai
-
Patent number: 7994001Abstract: A fabrication method of a trenched power semiconductor structure with a schottky diode is provided. Firstly, a drain region is formed in a substrate. Next, at least two gate structures are formed above the drain region, and then, a body and at least a source region are formed between the two adjacent gate structures. Thereafter, a first dielectric structure is formed on the gate structure to shield the gate structure. Then, a contact window is formed in the body and has side surface thereof adjacent to the source region to expose the source region. Afterward, a second dielectric structure is formed in the contact window. Next, by using the second dielectric structure as an etching mask, the body is etched to form a narrow trench extending to the drain region below the body. Finally, a metal layer is filled into the contact window and the narrow trench.Type: GrantFiled: May 11, 2010Date of Patent: August 9, 2011Assignee: Great Power Semiconductor Corp.Inventors: Hsiu Wen Hsu, Chun Ying Yeh
-
Patent number: 7995636Abstract: A semiconductor laser apparatus has a Zener diode containing a first semiconductor region of a first conduction type and a second semiconductor region of a second conduction type joined with the first semiconductor region, and a vertical-cavity surface-emitting semiconductor laser diode stacked above the Zener diode and containing at least a first mirror layer of a first conduction type, a second mirror layer of a second conduction type and an active region sandwiched between the first and second mirror layers. The first semiconductor region and the second mirror layer are electrically connected and the second semiconductor region and the first mirror layer are electrically connected.Type: GrantFiled: November 18, 2004Date of Patent: August 9, 2011Assignee: Fuji Xerox Co., Ltd.Inventors: Akemi Murakami, Hideo Nakayama, Yasuaki Kuwata, Teiichi Suzuki, Ryoji Ishii
-
Patent number: 7994033Abstract: The present invention provides a semiconductor apparatus for improving a switching speed and a withstand voltage, and a manufacturing method of the semiconductor apparatus.Type: GrantFiled: June 1, 2010Date of Patent: August 9, 2011Assignee: Panasonic CorporationInventor: Ryo Yoshii
-
Patent number: 7989252Abstract: The present invention provides a method for fabricating a pixel cell of CMOS image sensor, comprising: preparing a semiconductor substrate divided into region I and region II; forming an insulation layer on the surface of the semiconductor substrate in the region I and a gate dielectric layer on the surface of the semiconductor substrate in the region II; forming a poly-silicon gate on the surface of the semiconductor substrate in the region II; forming a deep doped well in the region I through an ion implantation with high energy; performing an ion implantation with low energy in the region I and an ion implantation for lightly doped source/drain in the region II simultaneously; and forming source/drain regions in the semiconductor substrate in the region II.Type: GrantFiled: October 11, 2007Date of Patent: August 2, 2011Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Jianping Yang, Jieguang Huo
-
Patent number: 7989885Abstract: A semiconductor device has a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type complementary to the first conductivity type arranged in or on the first semiconductor layer. The semiconductor device has a region of the first conductivity type arranged in the second semiconductor layer. A first electrode contacts the region of the first conductivity type and the second semiconductor layer. A trench extends into the first semiconductor layer, and a voltage dependent short circuit diverter structure has a highly-doped diverter region of the second conductivity type. This diverter region is arranged via an end of a channel region and coupled to a diode arranged in the trench.Type: GrantFiled: February 26, 2009Date of Patent: August 2, 2011Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Frank Dieter Pfirsch
-
Patent number: 7981742Abstract: A method of fabricating a semiconductor device is provided. The method comprises: (a) providing a first and a second conductor; (b) providing a conductive layer; (c) forming a part of the conductive layer into a data storage layer by a plasma oxidation process, wherein the data storage layer is positioned between the first and the second conductor.Type: GrantFiled: July 2, 2008Date of Patent: July 19, 2011Assignee: Macronic International Co., Ltd.Inventors: Wei-Chih Chien, Kuo-Pin Chang, Erh-Kun Lai, Kuang-Yeu Hsieh
-
Publication number: 20110163356Abstract: A method of forming a device is disclosed. The method includes providing a substrate having an active area. A gate is formed on the substrate. First and second current paths through the gate are formed. The first current path serves a first purpose and the second current path serves a second purpose. The gate controls selection of the current paths.Type: ApplicationFiled: January 4, 2010Publication date: July 7, 2011Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Ming ZHU, Chun Shan YIN, Elgin QUEK, Shyue Seng TAN
-
Publication number: 20110156810Abstract: Embodiments relate generally to voltage converter structures including a diffused metal oxide semiconductor (DMOS) field effect transistors (FET). Embodiments include the combination of DMOS devices (e.g., FETs with isolated bodies from the substrate) with Schottky diodes on a single semiconductor die. The Schottky diode can be integrated into a cell of a DMOS device by forming an N-type area in the P-body region of the DMOS device.Type: ApplicationFiled: November 12, 2010Publication date: June 30, 2011Inventors: Dev Alok Girdhar, Michael David Church
-
Publication number: 20110156682Abstract: A semiconductor device such as a voltage converter includes a circuit stage such as an output stage having a high side device and a low side device which can be formed on a single die (i.e., a “PowerDie”) and connected to each other through a semiconductor substrate, and further includes a Schottky diode integrated with at least one of the low side device and the high side device. Both the high side device and the low side device can include lateral diffused metal oxide semiconductor (LDMOS) transistors. Because both output transistors include the same type of transistors, the two devices can be formed simultaneously, thereby reducing the number of photomasks over other voltage converter designs. The voltage converter can further include a controller circuit on a different die which can be electrically coupled to, and co-packaged with, the PowerDie. Various embodiments of the Schottky diode can provide Schottky protection and, additionally JFET protection for the Schottky device.Type: ApplicationFiled: October 5, 2010Publication date: June 30, 2011Inventors: Dev Alok Girdhar, Francois Hebert
-
Publication number: 20110156679Abstract: A method and structure for a voltage converter including a trench field effect transistor (FET) and a trench guarded Schottky diode which is integrated with the trench FET. In an embodiment, a voltage converter can include a lateral FET, a trench FET, and a trench guarded Schottky diode integrated with the trench FET. A method to form a voltage converter can include the formation of a trench FET gate, a trench guarded Schottky diode gate, and a lateral FET gate using a single conductive layer such as a polysilicon layer.Type: ApplicationFiled: November 3, 2010Publication date: June 30, 2011Inventors: Dev Alok Girdhar, Francois Hebert
-
Patent number: 7968402Abstract: One aspect of this disclosure relates to a memory cell. In various embodiments, the memory cell includes an access transistor having a floating node, and a diode connected between the floating node and a diode reference potential line. The diode includes an anode, a cathode, and an intrinsic region between the anode and the cathode. A charge representative of a memory state of the memory cell is held across the intrinsic region of the diode. In various embodiments, the memory cell is implemented in bulk semiconductor technology. In various embodiments, the memory cell is implemented in semiconductor-on-insulator technology. In various embodiments, the diode is gate-controlled. In various embodiments, the diode is charge enhanced by an intentionally generated charge in a floating body of an SOI access transistor. Various embodiments include laterally-oriented diodes (stacked and planar configurations), and various embodiments include vertically-oriented diodes.Type: GrantFiled: June 28, 2006Date of Patent: June 28, 2011Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Publication number: 20110140199Abstract: A high voltage ESD protective diode having high avalanche withstand capability and capable of being formed by using manufacturing steps identical with those for a high voltage transistor to be protected, the device having a structure in which a gate oxide film is formed over a substrate surface at a PN junction formed of an N type low concentration semiconductor substrate constituting a cathode region and a P type low concentration diffusion region constituting an anode region, and a gate electrode which is disposed overriding the gate oxide film and a field oxide film is connected electrically by way of a gate plug with an anode electrode, whereby an electric field at the PN junction is moderated upon avalanche breakdown to obtain a high avalanche withstand capability. Further, the withstand voltage can be adjusted by changing the length of the field oxide film.Type: ApplicationFiled: December 7, 2010Publication date: June 16, 2011Inventors: Tomoyuki MIYOSHI, Shinichiro Wada, Yohei Yanagida
-
Publication number: 20110140194Abstract: This invention discloses a semiconductor power device that includes an active cell area having a plurality of power transistor cells. Each of said power transistor cells has a planar Schottky diode that includes a Schottky junction barrier metal covering areas above gaps between separated body regions between two adjacent power transistor cells. The separated body regions further provide a function of adjusting a leakage current of said Schottky diode in each of said power transistor cells. Each of the planar Schottky diodes further includes a Shannon implant region disposed in a gap between the separated body regions of two adjacent power transistor cells for further adjusting a leakage current of said Schottky diode. Each of the power transistor cells further includes heavy body doped regions in the separated body regions next to source regions surrounding said Schottky diode forming a junction barrier Schottky (JBS) pocket region.Type: ApplicationFiled: February 17, 2011Publication date: June 16, 2011Inventors: Anup Bhalla, Xiaobin Wang, Moses Ho
-
Publication number: 20110133271Abstract: In one embodiment the present invention includes a semiconductor device. The semiconductor device comprises a first semiconductor region, a second semiconductor region and a trench region. The first semiconductor region is of a first conductivity type and a first conductivity concentration. The trench region includes a metal layer in contact with the first semiconductor region to form a metal-semiconductor junction. The second semiconductor region is adjacent to the first semiconductor region that has a second conductivity type and a second conductivity concentration. The second semiconductor region forms a PN junction with the first semiconductor region, and the trench region has a depth such that the metal-semiconductor junction is proximate to the PN junction.Type: ApplicationFiled: December 3, 2009Publication date: June 9, 2011Inventor: Chiao-Shun Chuang
-
Lateral super junction device with high substrate-drain breakdwon and built-in avalanche clamp diode
Publication number: 20110127606Abstract: This invention discloses configurations and methods to manufacture lateral power device including a super junction structure with an avalanche clamp diode formed between the drain and the gate. The lateral super-junction structure reduces on-resistance, while the structural enhancements, including an avalanche clamping diode and an N buffer region, increase the breakdown voltage between substrate and drain and improve unclamped inductive switching (UIS) performance.Type: ApplicationFiled: November 30, 2009Publication date: June 2, 2011Inventors: Madhur Bobde, Anup Bhalla, Hamza Yilmaz, Wilson Ma, Lingpeng Guan, Yeeheng Lee, John Chen -
Patent number: 7943472Abstract: Cobalt silicide (CoSi2) Schottky diodes fabricated per the current art suffer from excess leakage currents in reverse bias. In this invention, an floating p-type region encircles each anode of a CoSi2 Schottky diode comprising of one or more CoSi2 anodes. The resulting p-n junction forms a depletion region under the Schottky junction that reduces leakage current through the Schottky diodes in reverse bias operation.Type: GrantFiled: January 31, 2008Date of Patent: May 17, 2011Assignee: Texas Instruments IncorporatedInventors: Sameer Pendharkar, Eugen Pompiliu Mindricelu
-
Patent number: 7943450Abstract: A gated resonant tunneling diode (GRTD) that operates without cryogenic cooling is provided. This GRTD employs conventional CMOS process technology, preferably at the 65 nm node and smaller, which is different from other conventional quantum transistors that require other, completely different process technologies and operating conditions. To accomplish this, the GRTD uses a body of a first conduction type with a first electrode region and a second electrode region (each of a second conduction type) formed in the body. A channel is located between the first and second electrode regions in the body. A barrier region of the first conduction type is formed in the channel (with the doping level of the barrier region being greater than the doping level of the body), and a quantum well region of the second conduction type formed in the channel. Additionally, the barrier region is located between each of the first and second electrode regions and the quantum well region.Type: GrantFiled: August 17, 2009Date of Patent: May 17, 2011Assignee: Texas Instruments IncorporatedInventors: Henry L. Edwards, Robert C. Bowen, Tathagata Chatterjee
-
Patent number: 7935594Abstract: Forming a metal-insulator diode and carbon memory element in a single damascene process is disclosed. A trench having a bottom and a sidewall is formed in an insulator. A first diode electrode is formed in the trench during a single damascene process. A first insulating region comprising a first insulating material is formed in the trench during the single damascene process. A second insulating region comprising a second insulating material is formed in the trench during the single damascene process. A second diode electrode is formed in the trench during the single damascene process. The first insulating region and the second insulating region reside between the first diode electrode and the second diode electrode to form a metal-insulator-insulator-metal (MIIM) diode. A region of carbon is formed in the trench during the single damascene process. At least a portion of the carbon is electrically in series with the MIIM diode.Type: GrantFiled: September 24, 2009Date of Patent: May 3, 2011Assignee: SanDisk 3D LLCInventors: April Dawn Schricker, Deepak C. Sekar, Andy Fu, Mark Clark
-
Publication number: 20110095360Abstract: A transistor component and method of forming a transistor component. One embodiment provides a semiconductor arrangement including a semiconductor body having a at least one first trench, a first field electrode arranged in the lower trench section of the at least one first trench and being insulated from the semiconductor body by a field electrode dielectric. A dielectric layer is formed on the first field electrode in the at least one first trench, including depositing a dielectric material on a first side of the semiconductor body and on the field plate at a higher deposition rate than on sidewalls of the at least one first trench.Type: ApplicationFiled: October 26, 2009Publication date: April 28, 2011Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Joachim Krumrey, Gerhard Noebauer, Martin Poelzl, Marc Probst
-
Patent number: 7919374Abstract: A conventional power MOSFET structure is difficult to improve a breakdown voltage of an element even using a super-junction structure. A power MOSFET according to an embodiment of the invention is a semiconductor device of a super-junction structure, including: a gate electrode filled in a trench formed on a semiconductor substrate; a gate wiring metal forming a surface layer; and a gate electrode plug connecting between the gate electrode and the gate wiring metal. Thus, a polysilicon layer necessary for the conventional typical power MOSFET is unnecessary. That is, column regions of an element active portion and an outer peripheral portion can be formed under the same conditions. As a result, it is possible to improve an element breakdown voltage as compared with the conventional one.Type: GrantFiled: July 15, 2009Date of Patent: April 5, 2011Assignee: Renesas Electronics CorporationInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Publication number: 20110076815Abstract: A semiconductor power device supported on a semiconductor substrate includes an electrostatic discharge (ESD) protection circuit disposed on a first portion of patterned ESD polysilicon layer on top of the semiconductor substrate. The semiconductor power device further includes a second portion of the patterned ESD polysilicon layer constituting a body implant ion block layer for blocking implanting body ions to enter into the semiconductor substrate below the body implant ion block layer. In an exemplary embodiment, the electrostatic discharge (ESD) polysilicon layer on top of the semiconductor substrate further covering a scribe line on an edge of the semiconductor device whereby a passivation layer is no longer required manufacturing the semiconductor device for reducing a mask required for patterning the passivation layer.Type: ApplicationFiled: October 29, 2010Publication date: March 31, 2011Inventors: Anup Bhalla, Xiaobin Wang, Wei Wang, Yi Su, Daniel Ng
-
Patent number: 7910407Abstract: A non-volatile memory device includes a first electrode, a diode steering element, at least three resistivity switching storage elements, and a second electrode. The diode steering element electrically contacts the first electrode and the at least three resistivity switching storage elements. The second electrode electrically contacts only one of the at least three resistivity switching storage elements.Type: GrantFiled: December 19, 2008Date of Patent: March 22, 2011Assignee: SanDisk 3D LLCInventor: Roy E. Scheuerlein
-
Patent number: 7910409Abstract: In one embodiment, a transistor is formed to have a first current flow path to selectively conduct current in both directions through the transistor and to have a second current flow path to selectively conduct current in one direction.Type: GrantFiled: March 20, 2009Date of Patent: March 22, 2011Assignee: Semiconductor Components Industries, LLCInventors: Francine Y. Robb, Stephen P. Robb
-
Patent number: 7910426Abstract: An imager device that has an isolation structure such that pinned photodiode characteristics are maintained without increasing doping levels. The invention provides an isolation structure to maintain pinned photodiode characteristics without increasing doping levels around the photodiode. By creating a substrate region surrounding the charge-collection region of the photodiode, the photodiode may be electrically isolated from the bulk substrate. This region fixes the depletion region so that it does not migrate toward the surface of the substrate or the STI region. By doing so, the region prevents charge from being depleted from the substrate and the accumulation region, reducing dark current.Type: GrantFiled: May 9, 2005Date of Patent: March 22, 2011Assignee: Micron Technology, Inc.Inventor: Chandra Mouli