Including Additional Field Effect Transistor (e.g., Sense Or Access Transistor, Etc.) Patents (Class 438/258)
-
Patent number: 8999785Abstract: Flash-to-ROM conversion is performed by converting single transistor flash memory cells to single transistor ROM cells. An S-Flash memory cell is converted to a programmed ROM cell by introducing a threshold voltage implant into the channel region of the S-Flash memory cell. Alternately, an S-Flash memory cell is converted to a programmed ROM cell by introducing a threshold voltage implant into a substrate region in alignment with an edge of the gate electrode of the S-Flash memory cell. The width of the mask through which this threshold voltage implant is performed can be varied, such that the threshold voltage implant region can have different dopant concentrations, thereby allowing multiple bits to be represented by the programmed ROM cell. In another embodiment, a Y-flash memory cell is converted to a programmed ROM cell by adjusting the length of a floating gate extension region of the Y-Flash memory cell.Type: GrantFiled: September 27, 2011Date of Patent: April 7, 2015Assignee: Tower Semiconductor Ltd.Inventors: Itzhak Edrei, Yakov Roizin
-
Patent number: 8993398Abstract: Methods and apparatuses directed to high density holes and metallization are described herein. A method may include providing a dielectric layer including a plurality of holes, forming a fill material over a top surface of the dielectric layer and in the plurality of holes, and reflowing the fill material to substantially remove any voids in the plurality of holes. Other embodiments are also described.Type: GrantFiled: September 28, 2011Date of Patent: March 31, 2015Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Runzi Chang
-
Patent number: 8980710Abstract: An impurity layer is formed in a first region of a semiconductor substrate, a silicon layer is grown on the semiconductor substrate, a tunnel gate insulating film is formed on a first silicon layer of a second region, a first conductor layer is formed on the tunnel gate insulating film, a first silicon oxide film and a silicon nitride film are formed on a second silicon layer, in a reduced pressure state, oxygen and hydrogen are independently introduced into an oxidation furnace to expose the silicon nitride film to active species of the oxygen and active species of the hydrogen to thereby oxidize the silicon nitride film to form a second silicon oxide film, a gate insulating film is formed on the silicon layer of the first region, a second conductor layer is formed on the second silicon oxide film and on the gate insulating film, the second conductor layer and the first conductor layer of the second region are patterned to form a stack gate of a nonvolatile memory transistor, and the second conductor layer aType: GrantFiled: May 30, 2014Date of Patent: March 17, 2015Assignee: Fujitsu Semiconductor LimitedInventors: Taiji Ema, Mitsuaki Hori, Kazushi Fujita, Makoto Yasuda, Katsuaki Ookoshi
-
Patent number: 8969153Abstract: A method of making a NAND string includes forming a tunnel dielectric over a semiconductor channel, forming a charge storage layer over the tunnel dielectric, forming a blocking dielectric over the charge storage layer, and forming a control gate layer over the blocking dielectric. The method also includes patterning the control gate layer to form a plurality of control gates separated by trenches, and reacting a first material with exposed sidewalls of the plurality of control gates to form self aligned metal-first material compound sidewall spacers on the exposed sidewalls of the plurality of control gates.Type: GrantFiled: July 1, 2013Date of Patent: March 3, 2015Assignee: SanDisk Technologies Inc.Inventors: Donovan Lee, Vinod Purayath, James Kai, George Matamis
-
Publication number: 20150054050Abstract: A method of making a semiconductor structure includes forming a select gate and a charge storage layer in an NVM region. A control gate is formed by depositing a conformal layer followed by an etch back. A patterned etch results in leaving a portion of the charge storage layer over the select gate and under the control gate and to remove the charge storage layer from the logic region. A logic gate structure formed in a logic region has a metal work function surrounded by an insulating layer.Type: ApplicationFiled: August 21, 2013Publication date: February 26, 2015Inventors: ASANGA H. PERERA, Cheong Min Hong, Sung-Taeg Kang, Janes A. Yater
-
Patent number: 8963224Abstract: Provided is a semiconductor device including, on the same semiconductor substrate, a transistor element, a capacitor, and a resistor. The capacitor is formed on an active region, and the resistor is formed on an element isolation region, both formed of the same polysilicon film. By CMP or etch-back, the surface is ground down while planarizing the surface until a resistor has a desired thickness. Owing to a difference in height between the active region and the element isolation region, a thin resistor and a thick upper electrode of the capacitor are formed to prevent passing through of a contact.Type: GrantFiled: October 8, 2013Date of Patent: February 24, 2015Assignee: Seiko Instruments Inc.Inventors: Ayako Inoue, Kazuhiro Tsumura
-
Patent number: 8957469Abstract: A semiconductor storage device according to an embodiment comprises a memory cell string in which a plurality of memory cells each having a gate are serially connected to each other. A selective transistor is connected to an end memory cell at an end of the memory cell string. A sidewall film covers a side surface of a gate of the end memory cell and a side surface of a gate of the selective transistor between the end memory cell and the selective transistor. An air gap is provided between the sidewall film of the end memory cell and the sidewall film of the selective transistor.Type: GrantFiled: February 21, 2012Date of Patent: February 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Ryosuke Isomura, Wataru Sakamoto, Hiroyuki Nitta
-
Patent number: 8951863Abstract: A method of forming an NVM cell and a logic transistor uses a semiconductor substrate. In an NVM region, a polysilicon select gate of the NVM cell is formed over a first thermally-grown oxygen-containing layer, and in a logic region, a work-function-setting material is formed over a high-k dielectric and a polysilicon dummy gate is formed over the work-function-setting material. Source/drains, a sidewall spacer, and silicided regions of the logic transistor are formed after the first thermally-grown oxygen-containing layer is formed. The polysilicon dummy gate is replaced by a metal gate. The logic transistor is protected while the NVM cell is then formed including forming a charge storage region.Type: GrantFiled: February 28, 2013Date of Patent: February 10, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Mark D. Hall, Frank K. Baker, Jr., Mehul D. Shroff
-
Patent number: 8951861Abstract: Methods are provided for forming a monolithic three dimensional memory array. An example method includes: (a) forming a first plurality of substantially parallel, substantially coplanar conductors above a substrate; (b) forming a first plurality of semiconductor elements above the first plurality of substantially parallel, substantially coplanar conductors; and (c) forming a second plurality of substantially parallel, substantially coplanar conductors above the first plurality of semiconductor elements. Each of the first plurality of semiconductor elements includes a first heavily doped layer having a first conductivity type, a second lightly doped layer on and in contact with the first heavily doped layer, and a third heavily doped layer on and in contact with the second lightly doped layer. The third heavily doped layer has a second conductivity type opposite the first conductivity type. Numerous other aspects are provided.Type: GrantFiled: February 25, 2013Date of Patent: February 10, 2015Assignee: SanDisk 3D LLCInventors: Scott Brad Herner, Maitreyee Mahajani
-
Patent number: 8952446Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a stacked body, a channel body, a memory film, first and second insulating separation films, a first and a second inter-layer insulating films, a selection gate, a conductive layer, and resistance elements. The substrate includes a memory cell array region and a peripheral region. The stacked body includes electrode films and insulating films. The channel body extends in a stacking direction. The memory film includes a charge storage film. The first insulating separation films divide the stacked body. The first and the second inter-layer insulating films are on the stacked body and on the conductive layer, respectively. The selection gate is on the first inter-layer insulating film. The conductive layer is on the peripheral region. The resistance elements are on the second inter-layer insulating film. The second insulating separation films divide the conductive layer.Type: GrantFiled: September 5, 2013Date of Patent: February 10, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyasu Tanaka
-
Patent number: 8951862Abstract: The technology relates to a damascene word line for a three dimensional array of nonvolatile memory cells. Conductive lines such as silicon are formed over stacked nonvolatile memory structures. Word line trenches separate neighboring ones of the silicon lines. The silicon lines separated by the word line trenches are oxidized, making insulating surfaces in the word line trenches. Word lines are made in the word line trenches.Type: GrantFiled: January 10, 2012Date of Patent: February 10, 2015Assignee: Macronix International Co., Ltd.Inventors: Shih-Hung Chen, Hang-Ting Lue, Yen-Hao Shih
-
Patent number: 8951832Abstract: Variable-resistance memory material cells are contacted by vertical bottom spacer electrodes. Variable-resistance material memory spacer cells are contacted along the edge by electrodes. Processes include the formation of the bottom spacer electrodes as well as the variable-resistance material memory spacer cells. Devices include the variable-resistance memory cells.Type: GrantFiled: March 17, 2014Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20150037950Abstract: A NAND device has at least a 3×3 array of vertical NAND strings in which the control gate electrodes are continuous in the array and do not have an air gap or a dielectric filled trench in the array. The NAND device is formed by first forming a lower select gate level having separated lower select gates, then forming plural memory device levels containing a plurality of NAND string portions, and then forming an upper select gate level over the memory device levels having separated upper select gates.Type: ApplicationFiled: October 17, 2014Publication date: February 5, 2015Inventors: Johann Alsmeier, Raghuveer S. Makala, Xiying Costa, Yanli Zhang
-
Patent number: 8946003Abstract: A semiconductor transistor is formed as follows. A gate electrode is formed over but is insulated from a semiconductor body region. A first layer of insulating material is formed over the gate electrode and the semiconductor body region. A second layer of insulating material different from the first layer of insulating material is formed over the first layer of insulating material. Only the second layer of insulating material is etched to form spacers along the side-walls of the gate electrode. Impurities are implanted through the first layer of insulating material to form a source region and a drain region in the body region. A substantial portion of those portions of the first layer of insulting material extending over the source and drain regions is removed.Type: GrantFiled: February 20, 2007Date of Patent: February 3, 2015Assignee: SK hynix Inc.Inventors: Peter Rabkin, Hsingya Arthur Wang, Kai-Cheng Chou
-
Patent number: 8946022Abstract: Nanostructure-based charge storage regions are included in non-volatile memory devices and integrated with the fabrication of select gates and peripheral circuitry. One or more nanostructure coatings are applied over a substrate at a memory array area and a peripheral circuitry area. Various processes for removing the nanostructure coating from undesired areas of the substrate, such as target areas for select gates and peripheral transistors, are provided. One or more nanostructure coatings are formed using self-assembly based processes to selectively form nanostructures over active areas of the substrate in one example. Self-assembly permits the formation of discrete lines of nanostructures that are electrically isolated from one another without requiring patterning or etching of the nanostructure coating.Type: GrantFiled: February 22, 2013Date of Patent: February 3, 2015Assignee: SanDisk Technologies Inc.Inventors: Vinod Robert Purayath, James K Kai, Masaaki Higashitani, Takashi Orimoto, George Matamis, Henry Chien
-
Patent number: 8940604Abstract: The disclosure relates to an integrated circuit comprising a nonvolatile memory on a semiconductor substrate. The integrated circuit comprises a doped isolation layer implanted in the depth of the substrate, isolated conductive trenches reaching the isolation layer and forming gates of selection transistors of memory cells, isolation trenches perpendicular to the conductive trenches and reaching the isolation layer, and conductive lines parallel to the conductive trenches, extending on the substrate and forming control gates of charge accumulation transistors of memory cells. The isolation trenches and the isolated conductive trenches delimit a plurality of mini wells in the substrate, the mini wells electrically isolated from each other, each having a floating electrical potential and comprising two memory cells.Type: GrantFiled: March 5, 2013Date of Patent: January 27, 2015Assignee: STMicroelectronics (Rousset) SASInventor: Francesco La Rosa
-
Publication number: 20150021609Abstract: Apparatus and methods are disclosed, including an apparatus that includes a number of tiers of a first semiconductor material, each tier including at least one access line of at least one memory cell and at least one source, channel and/or drain of at least one peripheral transistor, such as one used in an access line decoder circuit or a data line multiplexing circuit. The apparatus can also include a number of pillars of a second semiconductor material extending through the tiers of the first semiconductor material, each pillar including either a source, channel and/or drain of at least one of the memory cells, or a gate of at least one of the peripheral transistors. Methods of forming such apparatus are also described, along with other embodiments.Type: ApplicationFiled: October 10, 2014Publication date: January 22, 2015Inventor: Toru Tanzawa
-
Patent number: 8932948Abstract: A NAND flash memory chip is formed by depositing two N-type polysilicon layers. The upper N-type polysilicon layer is then replaced with P-type polysilicon and barrier layer in the array area only, while maintaining the upper N-type polysilicon layer in the periphery. In this way, floating gates are substantially P-type while gates of peripheral transistors are N-type.Type: GrantFiled: April 18, 2013Date of Patent: January 13, 2015Assignee: SanDisk Technologies, Inc.Inventors: Jongsun Sel, Tuan Pham, Ming Tian
-
Patent number: 8921136Abstract: The present disclosure relates to methods of forming a self-aligned contact and related apparatus. In some embodiments, the method forms a plurality of gate lines interspersed between a plurality of dielectric lines, wherein the gate lines and the dielectric lines extend in a first direction over an active area. One or more of the plurality of gate lines are into a plurality of gate line sections aligned in the first direction. One or more of the plurality of dielectric lines are cut into a plurality of dielectric lines sections aligned in the first direction. A dummy isolation material is deposited between adjacent dielectric sections in the first direction and between adjacent gate line sections in the first direction. One or more self-aligned metal contacts are then formed by replacing a part of one or more of the plurality of dielectric lines over the active area with a contact metal.Type: GrantFiled: January 17, 2013Date of Patent: December 30, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Neng-Kuo Chen, Shao-Ming Yu, Gin-Chen Huang, Chia-Jung Hsu, Sey-Ping Sun, Clement Hsingjen Wann
-
Publication number: 20140377921Abstract: An impurity layer is formed in a first region of a semiconductor substrate, a silicon layer is grown on the semiconductor substrate, a tunnel gate insulating film is formed on a first silicon layer of a second region, a first conductor layer is formed on the tunnel gate insulating film, a first silicon oxide film and a silicon nitride film are formed on a second silicon layer, in a reduced pressure state, oxygen and hydrogen are independently introduced into an oxidation furnace to expose the silicon nitride film to active species of the oxygen and active species of the hydrogen to thereby oxidize the silicon nitride film to form a second silicon oxide film, a gate insulating film is formed on the silicon layer of the first region, a second conductor layer is formed on the second silicon oxide film and on the gate insulating film, the second conductor layer and the first conductor layer of the second region are patterned to form a stack gate of a nonvolatile memory transistor, and the second conductor layer aType: ApplicationFiled: May 30, 2014Publication date: December 25, 2014Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Taiji Ema, Mitsuaki Hori, Kazushi Fujita, Makoto Yasuda, Katsuaki Ookoshi
-
Patent number: 8916470Abstract: The present invention relates to a method of manufacturing sidewall spacers on a memory device. The method comprises forming sidewall spacers on a memory device having a memory array region and at least one peripheral circuit region by forming a first sidewall spacer adjacent to a word line in the memory array region and a second sidewall spacer adjacent to a transistor in the peripheral circuit region. The first sidewall spacer has a first thickness and the second sidewall spacer has a second thickness, wherein the second thickness is greater than the first thickness.Type: GrantFiled: October 15, 2014Date of Patent: December 23, 2014Assignee: Nanya Technology CorporationInventors: Durga Panda, Jaydip Guha, Robert Kerr
-
Patent number: 8906764Abstract: A method of forming an NVM cell and a logic transistor uses a semiconductor substrate. A metal select gate of the NVM cell is formed over an NVM work function setting metal, the NVM work function setting metal is on a high-k dielectric, and a metal logic gate of a logic transistor is similarly formed over work function setting and high-k dielectric materials. The logic transistor is formed while portions of the metal select gate of the NVM cell are formed. The logic transistor is protected while the NVM cell is then formed including forming a charge storage region using nanocrystals and a metal control gate over a portion of the metal select gate and a portion of the charge storage region over the substrate. The charge storage region is etched to be aligned to the metal control gate.Type: GrantFiled: April 6, 2012Date of Patent: December 9, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Mehul D. Shroff, Mark D. Hall
-
Patent number: 8906770Abstract: Gate cross diffusion in a semiconductor structure is substantially reduced or eliminated by forming multiple n-type gate regions with different dopant concentrations and multiple p-type gate regions with different dopant concentrations so that the n-type gate region with the lowest dopant concentration touches the p-type gate region with the lowest dopant concentration.Type: GrantFiled: October 22, 2013Date of Patent: December 9, 2014Assignee: Texas Instruments IncorporatedInventor: Manoj Mehrotra
-
Patent number: 8901632Abstract: A method of making a semiconductor structure includes forming a select gate over a substrate in an NVM region and a first protection layer over a logic region. A control gate and a storage layer are formed over the substrate in the NVM region. The control gate has a top surface below a top surface of the select gate. The charge storage layer is under the control gate, along adjacent sidewalls of the select gate and control gate, and is partially over the top surface of the select gate. A second protection layer is formed over the NVM portion and the logic portion. The first and second protection layers are removed from the logic region. A portion of the second protection layer is left over the control gate and the select gate. A gate structure, formed over the logic region, has a high k dielectric and a metal gate.Type: GrantFiled: September 30, 2013Date of Patent: December 2, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Asanga H. Perera, Cheong Min Hong, Sung-Taeg Kang, Byoung W. Min, Jane A. Yater
-
Patent number: 8900945Abstract: A front-end method of fabricating nickel plated caps over copper bond pads used in a memory device. The method provides protection of the bond pads from an oxidizing atmosphere without exposing sensitive structures in the memory device to the copper during fabrication.Type: GrantFiled: October 5, 2011Date of Patent: December 2, 2014Assignee: Micron Technology, Inc.Inventors: John Moore, Joseph F. Brooks
-
Patent number: 8895387Abstract: According to one embodiment, a method includes forming first and second gate patterns each including a structure stacked in order of a first insulating layer, a floating gate layer, a charge trap layer, a second insulating layer and a dummy layer on a semiconductor layer, implanting impurities in the semiconductor layer by an ion implantation using the first and second gate patterns as a mask, forming a third insulating layer on the semiconductor layer, the third insulating layer covering side surfaces of the first and second gate patterns, and forming first and second concave portions, the first concave portion formed by removing the dummy layer of the first gate pattern, the second concave portion formed by removing the dummy layer, the second insulating layer, the charge trap layer and the floating gate layer of the second gate pattern.Type: GrantFiled: July 19, 2013Date of Patent: November 25, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Motoyuki Sato
-
Patent number: 8890214Abstract: The present invention relates to a method of manufacturing sidewall spacers on a memory device. The method comprises forming sidewall spacers on a memory device having a memory array region and at least one peripheral circuit region by forming a first sidewall spacer adjacent to a word line in the memory array region and a second sidewall spacer adjacent to a transistor in the peripheral circuit region. The first sidewall spacer has a first thickness and the second sidewall spacer has a second thickness, wherein the second thickness is greater than the first thickness.Type: GrantFiled: December 22, 2011Date of Patent: November 18, 2014Assignee: Nan Ya Technology CorporationInventors: Panda Durga, Jaydip Guha, Robert Kerr
-
Patent number: 8883624Abstract: Memory cells including embedded SONOS based non-volatile memory (NVM) and MOS transistors and methods of forming the same are described. Generally, the method includes: forming a gate stack of a NVM transistor in a NVM region of a substrate including the NVM region and a plurality of MOS regions; and depositing a high-k dielectric material over the gate stack of the NVM transistor and the plurality of MOS regions to concurrently form a blocking dielectric comprising the high-k dielectric material in the gate stack of the NVM transistor and high-k gate dielectrics in the plurality of MOS regions. In one embodiment, a first metal layer is deposited over the high-k dielectric material and patterned to concurrently form a metal gate over the gate stack of the NVM transistor, and a metal gate of a field effect transistor in one of the MOS regions.Type: GrantFiled: March 28, 2014Date of Patent: November 11, 2014Assignee: Cypress Semiconductor CorporationInventor: Krishnaswamy Ramkumar
-
Patent number: 8884354Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a semiconductor substrate; an element isolation insulating film buried in the semiconductor substrate so as to isolate adjacent element; a memory cell having a first insulating film and a charge accumulation film; a second insulating film formed on the charge accumulation films of the memory cells and the element isolation insulating film; and a control electrode film formed on the second insulating film. An upper surface of the element isolation insulating film is lower than an upper surface of the charge accumulation film, the second insulating film is provided with a cell upper portion on the charge accumulation film and an inter-cell portion on the element isolation insulating film, and a dielectric constant of the cell upper portion is lower than a dielectric constant of the inter-cell portion.Type: GrantFiled: January 19, 2012Date of Patent: November 11, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Masayuki Tanaka
-
Patent number: 8877584Abstract: A method of manufacturing an interconnection member includes forming on a substrate a wettability changing layer containing a material in which critical surface tension is changed by giving energy; forming a depression part in the wettability changing layer by a laser ablation method using a laser of an ultraviolet region; and coating the depression part with an electrically conductive ink to form an electrically conductive part. At the same time when a pattern of the depression part is formed in the wettability changing layer, a pattern of a high surface energy area is formed as a result of the critical surface tension being changed.Type: GrantFiled: May 22, 2012Date of Patent: November 4, 2014Assignee: Ricoh Company, Ltd.Inventors: Koei Suzuki, Haruo Nakamura, Atsushi Onodera, Takanori Tano, Hiroshi Miura
-
Patent number: 8877585Abstract: A method of making a semiconductor structure using a substrate having a non-volatile memory (NVM) portion, a first high voltage portion, a second high voltage portion and a logic portion, includes forming a first conductive layer over an oxide layer on a major surface of the substrate in the NVM portion, the first and second high voltage portions, and logic portion. A memory cell is fabricated in the NVM portion while the first conductive layer remains in the first and second high voltage portions and the logic portion. The first conductive layer is patterned to form transistor gates in the first and second high voltage portions. A protective mask is formed over the NVM portion and the first and second high voltage portions. A transistor gate is formed in the logic portion while the protective mask remains in the NVM portion and the first and second high voltage portions.Type: GrantFiled: August 16, 2013Date of Patent: November 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Asanga H. Perera, Cheong Min Hong, Sung-Taeg Kang
-
Patent number: 8865546Abstract: A method for manufacturing a semiconductor device includes the steps of forming a flash memory cell provided with a floating gate, an intermediate insulating film, and a control gate, forming first and second impurity diffusion regions, thermally oxidizing surfaces of a silicon substrate and the floating gate, etching a tunnel insulating film in a partial region through a window of a resist pattern; forming a metal silicide layer on the first impurity diffusion region in the partial region, forming an interlayer insulating film covering the flash memory cell, and forming, in a first hole of the interlayer insulating film, a conductive plug connected to the metal silicide layer.Type: GrantFiled: September 14, 2012Date of Patent: October 21, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Tetsuya Yamada
-
Patent number: 8859349Abstract: Methods of fabricating charge storage transistors are described, along with apparatus and systems that include them. In one such method, a pillar of epitaxial silicon is formed. At least first and second charge storage nodes (e.g., floating gates) are formed around the pillar of epitaxial silicon at different levels. A control gate is formed around each of the charge storage nodes. Additional embodiments are also described.Type: GrantFiled: January 18, 2013Date of Patent: October 14, 2014Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Durai Vishak Nirmal Ramaswamy
-
Patent number: 8853792Abstract: Embodiments of transistors comprise a gate stack overlying a semiconductor material. The gate stack comprises a deposited oxide layer overlying the semiconductor material, an oxygen-diffusion barrier layer overlying the deposited oxide layer, a high-k dielectric layer overlying the oxygen-diffusion barrier layer, and a conductive material (e.g., an oxygen-gettering conductive material) overlying the high-k dielectric layer. When the conductive material is an oxygen-gettering conductive material, the oxygen-diffusion barrier layer prevents diffusion of oxygen from the deposited oxide layer to the oxygen-gettering conductive material.Type: GrantFiled: January 5, 2012Date of Patent: October 7, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Murshed M. Chowdhury, James K. Schaeffer
-
Patent number: 8836014Abstract: An electronic memory cell includes a first selection transistor gate surmounting a first part of the channel and a lateral spacer disposed against a lateral flank of the selection transistor gate, a part of the lateral spacer forming a memory transistor gate surmounting a second part of the channel. The memory transistor gate includes a stack of the ONO type and a conductive zone including a lateral face inclined at an angle ? strictly between 0 and 90° with respect to the plane of the substrate.Type: GrantFiled: March 28, 2013Date of Patent: September 16, 2014Assignee: Commissariat a l'energie atomique et aux energies alternativesInventor: Christelle Charpin-Nicolle
-
Patent number: 8829597Abstract: A nonvolatile memory device includes a plurality of channel connection layers formed over a substrate; a first gate electrode layer filling a space between the plurality channel connection layers; a gate dielectric layer interposed between each of the channel connection layers and the first gate electrode layer; a stacked structure formed over the plurality channel connection layers and the first gate electrode layer, the stacked structure including a plurality of interlayer dielectric layers and a plurality second gate electrode layers, which are alternately stacked; a pair of channel layers, formed through the stacked structure and connected to each channel connection layer of the plurality of channel connection layers; and a memory layer interposed between each of the channel layers and each of the second gate electrode layers.Type: GrantFiled: December 18, 2012Date of Patent: September 9, 2014Assignee: SK Hynix Inc.Inventor: Su-Chang Kwak
-
Patent number: 8829593Abstract: A first select transistor is formed on a semiconductor substrate. Memory cell transistors are stacked on the first select transistor and connected in series. A second select transistor is formed on the memory cell transistors. The memory cell transistors include a tapered semiconductor pillar which increases in diameter from the first select transistor toward the second select transistor, a tunnel dielectric film formed on the side surface of the semiconductor pillar, a charge storage layer which is formed on the side surface of the tunnel dielectric film and which increases in charge trap density from the first select transistor side toward the second select transistor side, a block dielectric film formed on the side surface of the charge storage layer, and conductor films which are formed on the side surface of the block dielectric film and which serve as gate electrodes.Type: GrantFiled: March 18, 2010Date of Patent: September 9, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Katsuyuki Sekine, Kensuke Takano, Masaaki Higuchi, Tetsuya Kai, Yoshio Ozawa
-
Patent number: 8822289Abstract: Embodiments described herein generally relate to methods of manufacturing charge-trapping memory by patterning the high voltage gates before other gates are formed. One advantage of such an approach is that a thin poly layer may be used to form memory and low voltage gates while protecting high voltage gates from implant penetration. One approach to accomplishing this is to dispose the layer of poly, and then dispose a mask and a thick resist to pattern the high voltage gates. In this manner, the high voltage gates are formed before either the low voltage gates or the memory cells.Type: GrantFiled: December 14, 2012Date of Patent: September 2, 2014Assignee: Spansion LLCInventors: Shenqing Fang, Chun Chen
-
Patent number: 8802526Abstract: Methods of forming non-volatile memory cell structures are described that facilitate the use of band-gap engineered gate stacks with asymmetric tunnel barriers in reverse and normal mode floating node memory cells that allow for direct tunnel programming and erase, while maintaining high charge blocking barriers and deep carrier trapping sites for good charge retention. The low voltage direct tunneling program and erase capability reduces damage to the gate stack and the crystal lattice from high energy carriers, reducing write fatigue and enhancing device lifespan. The low voltage direct tunnel program and erase capability also enables size reduction through low voltage design and further device feature scaling. Such memory cells also allow multiple bit storage. These characteristics allow such memory cells to operate within the definition of a universal memory, capable of replacing both DRAM and ROM in a system.Type: GrantFiled: March 1, 2012Date of Patent: August 12, 2014Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 8803191Abstract: Methods and systems for lateral switched-emitter thyristors in a single-layer implementation. Lateral operation is advantageously achieved by using an embedded gate. Embedded gate plugs are used to controllably invert a portion of the P-base region, so that the electron population at the portion of the inversion layer which is closest to the anode will provide a virtual emitter, and will provide sufficient gain so that the combination of bipolar devices will go into latchup.Type: GrantFiled: October 15, 2012Date of Patent: August 12, 2014Assignee: Pakal Technologies LLCInventor: Richard A. Blanchard
-
Patent number: 8797791Abstract: The gate tunnel leakage current is increased in the up-to-date process, so that it is necessary to reduce the gate tunnel leakage current in the LSI which is driven by a battery for use in a cellular phone and which needs to be in a standby mode at a low leakage current. In a semiconductor integrated circuit device, the ground source electrode lines of logic and memory circuits are kept at a ground potential in an active mode, and are kept at a voltage higher than the ground potential in an unselected standby mode. The gate tunnel leakage current can be reduced without destroying data.Type: GrantFiled: April 18, 2013Date of Patent: August 5, 2014Assignee: Renesas Electronics CorporationInventors: Kenichi Osada, Koichiro Ishibashi, Yoshikazu Saitoh, Akio Nishida, Masaru Nakamichi, Naoki Kitai
-
Publication number: 20140209988Abstract: A multiple time programmable nonvolatile memory device having a single polysilicon memory cell includes a select transistor and a bitcell transistor. The bitcell transistor has asymmetrically configured source, drain, and channel regions including asymmetrically configured source-body and drain-body junctions. Compared with the drain-body junction, the impurity concentration gradient of the source-body junction is more gradual, which may significantly improve program disturb immunity. The bitcell transistor gate may be connected to an electrode of a coupling capacitor, but may be otherwise floating or Ohmically isolated. The floating gate of the bitcell is protected by a dielectric layer for potentially improved data retention.Type: ApplicationFiled: January 31, 2013Publication date: July 31, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Xin Lin, Hongning Yang, Zhihong Zhang, Jiang-Kai Zuo
-
Patent number: 8772855Abstract: Embodiments of a semiconductor device including a resistor and a method of fabricating the same are provided. The semiconductor device includes a mold pattern disposed on a semiconductor substrate to define a trench, a resistance pattern including a body region and first and second contact regions, wherein the body region covers the bottom and sidewalls of the trench, the first and second contact regions extend from the extending from the body region over upper surfaces of the mold pattern, respectively; and first and second lines contacting the first and second contact regions, respectively.Type: GrantFiled: September 15, 2010Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yoonmoon Park, Keonsoo Kim, Jinhyun Shin, Jae-Hwang Sim
-
Patent number: 8765552Abstract: A non-volatile storage device is disclosed that includes a set of connected non-volatile storage elements formed on a well, a bit line contact positioned in the well, a source line contact positioned in the well, a bit line that is connected to the bit line contact, and a source line that is connected to the source line contact and the well.Type: GrantFiled: April 12, 2013Date of Patent: July 1, 2014Assignee: SanDisk Technologies Inc.Inventor: Masaaki Higashitani
-
Patent number: 8759875Abstract: A memory cell is disclosed. The memory cell includes a vertical base disposed on a substrate. The vertical base includes first and second channels between top and bottom terminals. The memory cell also includes a first gate surrounding the first channel and a second gate surrounding the second channel. The first and second gates form a gate-all-around transistor of the memory cell.Type: GrantFiled: December 7, 2012Date of Patent: June 24, 2014Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Ping Zheng, Eng Huat Toh, Yuan Sun
-
Patent number: 8748260Abstract: A method for forming a nanocrystalline silicon structure for the manufacture of integrated circuit devices, e.g., memory, dynamic random access memory, flash memory, read only memory, microprocessors, digital signal processors, application specific integrated circuits. In a specific embodiment, the present invention includes providing a semiconductor substrate including a surface region. The method includes forming an insulating layer (e.g., silicon dioxide, silicon nitride, silicon oxynitride) overlying the surface region according to a specific embodiment. The method includes forming an amorphous silicon material of a determined thickness of less than twenty nanometers overlying the insulating layer. The method includes subjecting the amorphous silicon material to a thermal treatment process to cause formation of a plurality of nanocrystalline silicon structures derived from the thickness of amorphous silicon material less than twenty nanometers.Type: GrantFiled: February 11, 2010Date of Patent: June 10, 2014Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Mieno Fumitake
-
Publication number: 20140151781Abstract: A process for fabricating a transistor may include forming source and drain regions in a substrate, and forming a floating gate having electrically conductive nanoparticles able to accumulate electrical charge. The process may include deoxidizing part of the floating gate located on the source side, and oxidizing the space resulting from the prior deoxidation so as to form an insulating layer on the source side.Type: ApplicationFiled: February 5, 2014Publication date: June 5, 2014Inventor: PHILIPPE BOIVIN
-
Patent number: 8741719Abstract: A thermally-grown oxygen-containing gate dielectric and select gate are formed in an NVM region. A high-k gate dielectric, barrier layer, and dummy gate are formed in a logic region. The barrier layer may include a work-function-setting material. A first dielectric layer is formed in the NVM and logic regions which surrounds the select gate and dummy gate. The first dielectric layer is removed from the NVM region and protected in the logic region. A charge storage layer is formed over the select gate. The dummy gate is removed, resulting in an opening. A gate layer is formed over the charge storage layer in the NVM region and within the opening in the logic region, wherein the gate layer within the opening together with the barrier layer form a logic gate in the logic region, and the gate layer is patterned to form a control gate in the NVM region.Type: GrantFiled: March 8, 2013Date of Patent: June 3, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Mark D. Hall, Frank K. Baker, Jr., Mehul D. Shroff
-
Patent number: 8734666Abstract: A method for preparing nanotubes by providing nanorods of a piezoelectric material having an asymmetric crystal structure and by further providing hydroxide ions to the nanorods to etch inner parts of the nanorods to form the nanotubes.Type: GrantFiled: July 19, 2012Date of Patent: May 27, 2014Assignees: Samsung Electronics Co., Ltd., Kumoh National Institute of TechnologyInventors: Jaeyoung Choi, Sangwoo Kim
-
Patent number: 8728886Abstract: A first dielectric layer is formed in an NVM region and a logic region. A charge storage layer is formed over the first dielectric layer and is patterned to form a dummy gate in the logic region and a charge storage structure in the NVM region. A second dielectric layer is formed in the NVM and logic regions which surrounds the charge storage structure and dummy gate. The second dielectric layer is removed from the NVM region while protecting the second dielectric layer in the logic region. The dummy gate is removed, resulting in an opening. A third dielectric layer is formed over the charge storage structure and within the opening, and a gate layer is formed over the third dielectric layer and within the opening, wherein the gate layer forms a control gate layer in the NVM region and the gate layer within the opening forms a logic gate.Type: GrantFiled: June 8, 2012Date of Patent: May 20, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Mark D. Hall, Mehul D. Shroff