Deposited Thin Film Resistor Patents (Class 438/384)
-
Patent number: 8603886Abstract: A method for fabricating an epitaxial structure includes: (a) forming over a temporary substrate a patterned sacrificial layer that partially exposes the temporary substrate; (b) growing laterally and epitaxially a temporary epitaxial film over the patterned sacrificial layer and the temporary substrate; (c) forming over the temporary epitaxial film an etching-stop layer; (d) forming an epitaxial layer unit over the etching-stop layer; (e) removing the patterned sacrificial layer using a first etchant; and (f) removing the temporary epitaxial film using a second etchant.Type: GrantFiled: December 20, 2011Date of Patent: December 10, 2013Assignee: National Chung-Hsing UniversityInventors: Dong-Sing Wuu, Ray-Hua Horng, Tsung-Yen Tsai
-
Patent number: 8597979Abstract: Three dimensional Panel-Level Packaging (3D-PLP) fabrication techniques for mass-production of small, simple three dimensional electronic component packages or units such as a DC-DC Converters are described where each package or unit consists of at least an active semiconductor die and a passive, two-terminal electrical circuit element (capacitor inductor and/or resistor).Type: GrantFiled: July 24, 2013Date of Patent: December 3, 2013Inventor: Lajos Burgyan
-
Patent number: 8586443Abstract: A phase change memory device capable of reducing disturbances between adjacent PRAM memory cells and a fabrication method are presented. The phase change memory device includes word lines, heating electrodes, an interlayer insulating layer, and a phase change lines. The word lines are formed on a semiconductor substrate and extend in parallel with a constant space. The heating electrodes are electrically connected to the plurality of word lines. The interlayer insulating layer insulates the heating electrodes. The phase change lines extend in a direction orthogonal to the word line and are electrically connected to the heating electrodes. Curves are formed on a surface of the interlayer insulating layer between the word lines such that the effective length of the phase change layer between adjacent heating electrodes is larger than the physical distance between the adjacent heating electrodes.Type: GrantFiled: November 14, 2012Date of Patent: November 19, 2013Assignee: SK Hynix Inc.Inventor: Jang Uk Lee
-
Patent number: 8581225Abstract: A manufacturing method includes forming, on a substrate, lower layer copper lines each being shaped into a strip, forming electrode seed layers each being shaped into a strip, on the respective lower layer copper lines using electroless plating, forming an interlayer insulating layer above the electrode seed layers, forming, in the interlayer insulating layer, memory cell holes, penetrating through the interlayer insulating layer and extending to the electrode seed layers, forming noble metal electrode layers on the electrode seed layers exposed in the respective memory cell holes using the electroless plating, forming, in the respective memory cell holes, variable resistance layers connected to the noble electrode layers, and forming, above the interlayer insulating layer and the variable resistance layers, upper layer copper lines each being shaped into a strip, connected to a corresponding one of the variable resistance layers, and crossing the lower layer copper lines.Type: GrantFiled: April 26, 2011Date of Patent: November 12, 2013Assignee: Panasonic CorporationInventors: Atsushi Himeno, Haruyuki Sorada, Takumi Mikawa
-
Patent number: 8581364Abstract: Provided are resistance memory devices and methods of forming the same. The resistance memory devices include a first electrode and a second electrode on a substrate, a transition metal oxide layer interposed between the first electrode and the second electrode, an electrolyte layer interposed between the second electrode and the transition metal oxide layer, and conductive bridges having one end that is electrically connected to the second electrode on the electrolyte.Type: GrantFiled: December 8, 2010Date of Patent: November 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: KyungTae Nam, Ingyu Baek
-
Patent number: 8563336Abstract: Disclosed are methods for forming a thin film resistor and terminal bond pad simultaneously. A method includes simultaneously forming a terminal bond pad on a terminal wire and a thin film resistor on two other wires.Type: GrantFiled: December 23, 2008Date of Patent: October 22, 2013Assignee: International Business Machines CorporationInventors: Fen Chen, Jeffrey P. Gambino, Zhong-Xiang He, Tom C. Lee, John C. Malinowski, Anthony K. Stamper
-
Patent number: 8551854Abstract: In a method of manufacturing a semiconductor device, a barrier metal film and an aluminum metal film are formed on an insulating film on a semiconductor substrate. Two aluminum electrodes are formed in parallel with each other by patterning the barrier metal film and the aluminum metal film. The aluminum metal film in a region of part of each of the two aluminum electrodes are selectively removed to form two single-layer barrier metal electrodes separated from each other. A resistor is formed between the two single-layer barrier metal electrodes so as to electrically connect the two single-layer barrier metal electrodes to each other.Type: GrantFiled: March 1, 2012Date of Patent: October 8, 2013Assignee: Seiko Instruments Inc.Inventors: Shinjiro Kato, Hirofumi Harada
-
Patent number: 8546275Abstract: Embodiments of the invention generally relate to nonvolatile memory devices and methods for manufacturing such memory devices. The methods for forming improved memory devices, such as a ReRAM cells, provide optimized, atomic layer deposition (ALD) processes for forming a metal oxide film stack having a metal oxide buffer layer disposed on or over a metal oxide bulk layer. The metal oxide bulk layer contains a metal-rich oxide material and the metal oxide buffer layer contains a metal-poor oxide material. The metal oxide bulk layer is less electrically resistive than the metal oxide buffer layer since the metal oxide bulk layer is less oxidized or more metallic than the metal oxide buffer layer. In one example, the metal oxide bulk layer contains a metal-rich hafnium oxide material and the metal oxide buffer layer contains a metal-poor zirconium oxide material.Type: GrantFiled: September 19, 2011Date of Patent: October 1, 2013Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Yun Wang, Vidyut Gopal, Imran Hashim, Dipankar Pramanik, Tony Chiang
-
Patent number: 8535953Abstract: Processes for selectively patterning a magnetic film structure generally include selectively etching an exposed portion of a freelayer disposed on a tunnel barrier layer by a wet process, which includes exposing the freelayer to an etchant solution comprising at least one acid and an organophosphorus acid inhibitor or salt thereof, stopping on the tunnel barrier layer.Type: GrantFiled: January 13, 2012Date of Patent: September 17, 2013Assignee: International Business Machines CorporationInventors: David W. Abraham, Solomon Assefa, Eugene J. O'Sullivan
-
Patent number: 8530321Abstract: A variable resistance element comprises, when M is a transition metal element, O is oxygen, and x and y are positive numbers satisfying y>x; a lower electrode; a first oxide layer formed on the lower electrode and comprising MOx when a content ratio of O with respect to M is x; a second oxide layer formed on the first oxide layer and comprising MOy when a content ratio of O with respect to M is y; an upper electrode formed on the second oxide layer; a protective layer formed on the upper electrode and comprising an electrically conductive material having a composition different from a composition of the upper electrode; an interlayer insulating layer formed to cover the protective layer; and an upper contact plug formed inside an upper contact hole penetrating the interlayer insulating layer.Type: GrantFiled: December 14, 2010Date of Patent: September 10, 2013Assignee: Panasonic CorporationInventors: Takeki Ninomiya, Yoshio Kawashima, Yukio Hayakawa, Takumi Mikawa
-
Patent number: 8530320Abstract: A thin film metal resistor is provided that includes an in-situ formed metal nitride layer that is formed in a lower region of a deposited metal nitride layer. The in-situ formed metal nitride layer, together with the overlying deposited metal nitride layer, from a thin film metal resistor which has a nitrogen content that is greater than 60 atomic % nitrogen. The in-situ formed metal nitride layer is present on a nitrogen enriched dielectric surface layer. In accordance with the present disclosure, the in-situ formed metal nitride layer is formed during and/or after formation of the deposited metal nitride layer by reacting metal atoms from the deposited metal nitride layer with nitrogen atoms present in the nitrogen enriched dielectric surface layer. The presence of the in-situ formed metal nitride layer in the lower region of the metal nitride layer provides a two-component metal resistor having greater than 60 atomic % nitrogen therein.Type: GrantFiled: June 8, 2011Date of Patent: September 10, 2013Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Daniel C. Edelstein
-
Patent number: 8531003Abstract: Provided is a semiconductor device. The semiconductor device includes a first insulation layer on a semiconductor substrate, the first insulation layer including a lower metal line, a metal head pattern on the first insulation layer, the metal head pattern including an inclined side surface, a thin film resistor pattern on the metal head pattern, a second insulation layer on the metal head pattern and the thin film resistor pattern, an upper metal line on the second insulation layer, a first via connecting the lower metal line to the upper metal line, and a second via connecting the metal head pattern to the upper metal line.Type: GrantFiled: May 14, 2012Date of Patent: September 10, 2013Assignee: Dongbu Hitek Co., Ltd.Inventor: Chang Eun Lee
-
Publication number: 20130230962Abstract: Methods for forming a NiO film on a substrate for use with a resistive switching memory device are presenting including: preparing a nickel ion solution; receiving the substrate, where the substrate includes a bottom electrode, the bottom electrode utilized as a cathode; forming a Ni(OH)2 film on the substrate, where the forming the Ni(OH)2 occurs at the cathode; and annealing the Ni(OH)2 film to form the NiO film, where the NiO film forms a portion of a resistive switching memory element. In some embodiments, methods further include forming a top electrode on the NiO film and before the forming the Ni(OH)2 film, pretreating the substrate. In some embodiments, methods are presented where the bottom electrode and the top electrode are a conductive material.Type: ApplicationFiled: September 4, 2012Publication date: September 5, 2013Applicant: Intermolecular, Inc.Inventors: Zhi-Wen Sun, Jinhong Tong, Chi-I Lang, Tony Chiang
-
Publication number: 20130214387Abstract: The present disclosure provides a method for forming a chip structure with a resistor. A semiconductor substrate is provided and has a surface. A plurality of electronic devices and a resistor is formed on the surface of the semiconductor substrate. A plurality of dielectric layers and a plurality of circuit layers are formed over the semiconductor substrate. The dielectric layers are stacked over the semiconductor substrate and have a plurality of via holes. Each of the circuit layers is disposed on corresponding one of the dielectric layers respectively, wherein the circuit layers are electrically connected with each other through the via holes and are electrically connected to the electronic devices. A passivation layer is formed over the dielectric layers and the circuit layers. A circuit line is formed over the passivation layer, wherein the circuit line passes through the passivation layer and is electrically connected to the resistor.Type: ApplicationFiled: March 26, 2013Publication date: August 22, 2013Applicant: Megica CorporationInventor: Megica Corporation
-
Patent number: 8482099Abstract: The present invention provides a poly-resistor with an improved linearity. Majority charge carrier wells are provided under the poly-strips and are biased in such way that the non-linearity of the resistor is reduced. Further, when such poly-resistors are used in amplifier circuits, the gain of the amplifier remains constant against the poly-depletion effect.Type: GrantFiled: April 11, 2008Date of Patent: July 9, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Jerome Enjalbert
-
Publication number: 20130168815Abstract: The present disclosure is directed to a device and a method for forming a precision temperature sensor switch with a Wheatstone bridge configuration of four resistors and a comparator. When the temperature sensor detects a temperature above a threshold, the switch will change states. The four resistors in the Wheatstone bridge have the same resistance, with three of the resistors having a low temperature coefficient of resistance and the fourth resistor having a high temperature coefficient of resistance. As the temperature increases, the resistance of the fourth resistor will change. The change in resistance of the fourth resistor will change a voltage across the bridge. The voltage across the bridge is coupled to the comparator and compares the voltage with the threshold temperature, such that when the threshold temperature is exceeded, the comparator switches the output off.Type: ApplicationFiled: December 30, 2011Publication date: July 4, 2013Applicant: STMicroelectronics Pte Ltd.Inventors: Olivier Le Neel, Ravi Shankar
-
Publication number: 20130168817Abstract: A semiconductor device includes a first insulating layer (interlayer insulating layer), a resistive element that is disposed over the first insulating layer (interlayer insulating layer) and at least a surface layer of which is a TaSiN layer, and an interlayer insulating layer disposed over the first insulating layer (interlayer insulating layer) and the resistive element. Multiple via plugs having ends coupled to the TaSiN layer are disposed in the interlayer insulating layer.Type: ApplicationFiled: November 6, 2012Publication date: July 4, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Renesas Electronics Corporation
-
Patent number: 8470682Abstract: A method of forming a semiconductor structure includes forming at least one trench in an insulator layer formed on a substrate. A distance between a bottom edge of the at least one trench and a top surface of a substrate is shorter than a distance between an uppermost surface of the insulator layer and the top surface of the substrate. The method also includes: forming a resistor on the insulator layer and extending into the at least one trench; forming a first contact in contact with the resistor; and forming a second contact in contact with the resistor such that current is configured to flow from the first contact to the second contact through a central portion of the resistor.Type: GrantFiled: December 14, 2010Date of Patent: June 25, 2013Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Jed H. Rankin, Robert R. Robison
-
Patent number: 8470683Abstract: The invention relates to a method of manufacturing an integrated circuit. An electrically resistive layer of a material for serving as a thin film resistor (TFR) is deposited. A first electrically insulating layer is deposited on the electrically resistive layer of the TFR. An electrically conductive layer of an electrically conductive material is deposited. An area is left without the conductive layer and the area overlaps the electrically resistive layer of the TFR. A second electrically insulating layer is deposited on top of the conductive layer. A first VIA opening is etched through the second insulating layer, the area without the conductive layer adjacent to the electrically conductive layer and through the first insulating layer down to the electrically resistive layer of the TFR. A conductive material is deposited in the first VIA opening so as to electrically connect the conductive layer and the electrically resistive layer of the TFR.Type: GrantFiled: February 22, 2011Date of Patent: June 25, 2013Assignee: Texas Instruments Deutschland GmbHInventors: Christoph Dirnecker, Wolfgang Ploss
-
Patent number: 8470637Abstract: A method for fabricating a resistor for a resistance random access memory (RRAM) includes: (a) forming a first electrode over a substrate; (b) forming a variable resistance layer of zirconium oxide on the first electrode under a working temperature, which ranges from 175° C. to 225° C.; and (c) forming a second electrode of Ti on the variable resistance layer.Type: GrantFiled: June 4, 2010Date of Patent: June 25, 2013Assignee: National Chiao Tung UniversityInventors: Tseung-Yuen Tseng, Sheng-Yu Wang, Chen-Han Tsai
-
Publication number: 20130119480Abstract: A semiconductor device includes a substrate including an isolation region, and a resistor disposed over the isolation region, wherein the resistor includes an implant with an inverse box-like dopant profile that minimizes resistance variation from subsequent planarization variation. A contact is disposed over the resistor. A method of fabricating such a semiconductor device is also provided.Type: ApplicationFiled: November 11, 2011Publication date: May 16, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: King-Yuen Wong, Chia-Pin Lin, Chia-Yu Lu, Yi-Cheng Tsai, Da-Wen Lin, Kuo-Feng Yu
-
Patent number: 8427273Abstract: An embodiment of a resistor formed by at least one first portion and one second portion, electrically coupled to one another and with different crystalline phases. The first portion has a positive temperature coefficient, and the second portion has a negative temperature coefficient. The first portion has a first resistivity, and the second portion has a second resistivity, and the portions are coupled so that the resistor has an overall temperature coefficient that is approximately zero.Type: GrantFiled: March 7, 2012Date of Patent: April 23, 2013Assignee: STMicroelectronics S.r.l.Inventor: Stefania Maria Serena Privitera
-
Patent number: 8426745Abstract: A method and structure for a semiconductor device which provides for an etch of a metal layer such as an interconnect layer which does not affect a thinner layer such as a thin film resistor (TFR) layer, such as a circuit resistor. In one embodiment, a TFR resistor layer is protected by a patterned protective layer during an etch of the metal layer, and provides an underlayer for the metal layer. In another embodiment, the TFR layer is formed after providing the patterned metal layer. The metal layer can provide, for example, end caps for the circuit resistor.Type: GrantFiled: August 25, 2010Date of Patent: April 23, 2013Assignee: Intersil Americas Inc.Inventors: Stephen Jospeh Gaul, Michael David Church
-
Publication number: 20130093056Abstract: Provided is a semiconductor device. The semiconductor device includes a first insulation layer on a semiconductor substrate, the first insulation layer including a lower metal line, a second insulation layer on the first insulation layer, the second insulation layer including a metal head pattern, a thin film resistor pattern on the metal head pattern, a third insulation layer on the thin film resistor pattern, an upper metal line on the third insulation layer, a first via passing through the first, second, and third insulation layers to connect the lower metal line to the upper metal line, and a second via passing through the third insulation layer and the thin film resistor pattern to connect the metal head pattern to the upper metal line.Type: ApplicationFiled: May 14, 2012Publication date: April 18, 2013Inventor: Dong Seok KIM
-
Publication number: 20130093054Abstract: A semiconductor device and a method of manufacturing the same are disclosed. The semiconductor device includes a first insulation layer on or over a semiconductor substrate, metal patterns on or over the first insulation layer, a thin film resistor pattern disposed on or over the metal patterns, and an anti-reflection layer between the thin film resistor pattern and the metal patterns.Type: ApplicationFiled: April 27, 2012Publication date: April 18, 2013Inventor: Chang Eun LEE
-
Patent number: 8420408Abstract: A method for manufacturing a semiconductor memory device includes sequentially depositing a bottom electrode layer, a magnetic tunnel junction (MTJ) layer, a first top electrode layer, a second top electrode layer and a mask layer, etching the mask layer and forming a mask pattern, etching the second top electrode layer and the first top electrode layer by using the mask pattern as an etch barrier, etching the MTJ layer by using the mask layer and the second top electrode layer as an etch barrier, and etching the bottom electrode layer by using the first top electrode layer as an etch barrier.Type: GrantFiled: July 21, 2011Date of Patent: April 16, 2013Assignee: Hynix Semiconductor Inc.Inventors: Min Suk Lee, Byung Gu Gyun, Bo Kyoung Jung, Chang Hyup Shin
-
Publication number: 20130082348Abstract: Techniques for fabricating passive devices in an extremely-thin silicon-on-insulator (ETSOI) wafer are provided. In one aspect, a method for fabricating one or more passive devices in an ETSOI wafer is provided. The method includes the following steps. The ETSOI wafer having a substrate and an ETSOI layer separated from the substrate by a buried oxide (BOX) is provided. The ETSOI layer is coated with a protective layer. At least one trench is formed that extends through the protective layer, the ETSOI layer and the BOX, and wherein a portion of the substrate is exposed within the trench. Spacers are formed lining sidewalls of the trench. Epitaxial silicon templated from the substrate is grown in the trench. The protective layer is removed from the ETSOI layer. The passive devices are formed in the epitaxial silicon.Type: ApplicationFiled: October 3, 2011Publication date: April 4, 2013Applicant: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Chun-Chen Yeh
-
Patent number: 8409970Abstract: A semiconductor device has integrated passive circuit elements. A first substrate is formed on a backside of the semiconductor device. The passive circuit element is formed over the insulating layer. The passive circuit element can be an inductor, capacitor, or resistor. A passivation layer is formed over the passive circuit element. A carrier is attached to the passivation layer. The first substrate is removed. A non-silicon substrate is formed over the insulating layer on the backside of the semiconductor device. The non-silicon substrate is made with glass, molding compound, epoxy, polymer, or polymer composite. An adhesive layer is formed between the non-silicon substrate and insulating layer. A via is formed between the insulating layer and first passivation layer. The carrier is removed. An under bump metallization is formed over the passivation layer in electrical contact with the passive circuit element. A solder bump is formed on the under bump metallization.Type: GrantFiled: December 3, 2007Date of Patent: April 2, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Yaojian Lin, Haijing Cao, Qing Zhang, Kang Chen, Jianmin Fang
-
Patent number: 8400257Abstract: The present disclosure is directed to a thin film resistor structure that includes a resistive element electrically connecting first conductor layers of adjacent interconnect structures. The resistive element is covered by a dielectric cap layer that acts as a stabilizer and heat sink for the resistive element. Each interconnect includes a second conductor layer over the first conductive layer. The thin film resistor includes a chromium silicon resistive element covered by a silicon nitride cap layer.Type: GrantFiled: August 24, 2010Date of Patent: March 19, 2013Assignees: STMicroelectronics PTE Ltd, STMicroelectronics, Inc.Inventors: Ting Fang Lim, Chengyu Niu, Olivier Le Neel, Calvin Leung
-
Publication number: 20130034947Abstract: Embodiments of the invention generally relate to nonvolatile memory devices and methods for manufacturing such memory devices. The methods for forming improved memory devices, such as a ReRAM cells, provide optimized, atomic layer deposition (ALD) processes for forming a metal oxide film stack which contains at least one hard metal oxide film (e.g., metal is completely oxidized or substantially oxidized) and at least one soft metal oxide film (e.g., metal is less oxidized than hard metal oxide). The soft metal oxide film is less electrically resistive than the hard metal oxide film since the soft metal oxide film is less oxidized or more metallic than the hard metal oxide film. In one example, the hard metal oxide film is formed by an ALD process utilizing ozone as the oxidizing agent while the soft metal oxide film is formed by another ALD process utilizing water vapor as the oxidizing agent.Type: ApplicationFiled: August 5, 2011Publication date: February 7, 2013Applicant: INTERMOLECULAR, INC.Inventors: Zhendong Hong, Hieu Pham, Randall Higuchi, Vidyut Gopal, Imran Hashim
-
Patent number: 8367030Abstract: The present invention relates to a thin film of a metal-silicon compound and a process for producing the thin film of the metal-silicon compound. The metal-silicon compound is a compound of a transition metal and silicon, and has a transition metal-containing silicon cluster as a unit structure, the transition metal-containing silicon cluster having a structure in which a transition metal atom is surrounded by seven to sixteen silicon atoms, two of which are first and second neighbor atoms to the transition metal atom.Type: GrantFiled: February 25, 2009Date of Patent: February 5, 2013Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Toshihiko Kanayama, Noriyuki Uchida
-
Patent number: 8334187Abstract: Methods of fabricating an integrated circuit device, such as a thin film resistor, are disclosed. An exemplary method includes providing a semiconductor substrate; forming a resistive layer over the semiconductor substrate; forming a hard mask layer over the resistive layer, wherein the hard mask layer includes a barrier layer over the resistive layer and a dielectric layer over the barrier layer; and forming an opening in the hard mask layer that exposes a portion of the resistive layer.Type: GrantFiled: June 28, 2010Date of Patent: December 18, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Wen Chang, Der-Chyang Yeh, Chung-Yi Yu, Hsun-Chung Kuang, Hua-Chou Tseng, Chih-Ping Chao, Ming Chyi Liu, Yuan-Tai Tseng
-
Publication number: 20120313220Abstract: A thin film metal resistor is provided that includes an in-situ formed metal nitride layer that is formed in a lower region of a deposited metal nitride layer. The in-situ formed metal nitride layer, together with the overlying deposited metal nitride layer, from a thin film metal resistor which has a nitrogen content that is greater than 60 atomic % nitrogen. The in-situ formed metal nitride layer is present on a nitrogen enriched dielectric surface layer. In accordance with the present disclosure, the in-situ formed metal nitride layer is formed during and/or after formation of the deposited metal nitride layer by reacting metal atoms from the deposited metal nitride layer with nitrogen atoms present in the nitrogen enriched dielectric surface layer. The presence of the in-situ formed metal nitride layer in the lower region of the metal nitride layer provides a two-component metal resistor having greater than 60 atomic % nitrogen therein.Type: ApplicationFiled: June 8, 2011Publication date: December 13, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Daniel C. Edelstein
-
Publication number: 20120280360Abstract: The invention relates to a semiconductor device and a method of manufacturing an electronic device. A first conductive layer (first metal interconnect layer) is deposited. There is an insulating layer (first intermetal dielectric) layer deposited. A resistive layer is deposited on top of the insulating layer and structured in order to serve as a thin film resistor. A second insulating layer (second intermetal dielectric) is then deposited on top of the resistive layer. A first opening is etched into the insulating layers (first and second intermetal dielectric) down to the first conductive layer. A second opening is etched into the insulating layers (first and second intermetal dielectrics) down to the first conductive layer. A cross-sectional plane of the second opening is arranged such that it at least partially overlaps the resistive layer of the thin film resistor in a first direction.Type: ApplicationFiled: May 3, 2012Publication date: November 8, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Christoph Andreas Othmar DIRNECKER, Leif Christian OLSEN
-
Patent number: 8298904Abstract: A method of forming a semiconductor structure includes forming a resistor on an insulator layer over a substrate, and forming at least one dielectric layer over the resistor. The method also includes forming a substrate contact through the at least one dielectric layer, through the resistor, through the insulator layer, and into the substrate. The substrate contact comprises a high thermal conductivity material.Type: GrantFiled: January 18, 2011Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Joseph M. Lukaitis, Jed H. Rankin, Robert R. Robison, Dustin K. Slisher, Timothy D. Sullivan
-
Patent number: 8288297Abstract: Embodiments of the invention generally relate to nonvolatile memory devices, such as a ReRAM cells, and methods for manufacturing such memory devices, which includes optimized, atomic layer deposition (ALD) processes for forming metal oxide film stacks. The metal oxide film stacks contain a metal oxide coupling layer disposed on a metal oxide host layer, each layer having different grain structures/sizes. The interface disposed between the metal oxide layers facilitates oxygen vacancy movement. In many examples, the interface is a misaligned grain interface containing numerous grain boundaries extending parallel to the electrode interfaces, in contrast to the grains in the bulk film extending perpendicular to the electrode interfaces. As a result, oxygen vacancies are trapped and released during switching without significant loss of vacancies.Type: GrantFiled: September 1, 2011Date of Patent: October 16, 2012Assignee: Intermolecular, Inc.Inventors: Yun Wang, Vidyut Gopal, Imran Hashim, Dipankar Pramanik, Tony Chiag
-
Patent number: 8283198Abstract: Resistive memory and methods of processing resistive memory are described herein. One or more method embodiments of processing resistive memory include forming a resistive memory cell material on an electrode having an access device contact, and forming a heater electrode on the resistive memory cell material after forming the resistive memory cell material on the electrode such that the heater electrode is self-aligned to the resistive memory cell material.Type: GrantFiled: May 10, 2010Date of Patent: October 9, 2012Assignee: Micron Technology, Inc.Inventor: David H. Wells
-
Patent number: 8278139Abstract: A method and apparatus is provided for forming a resistive memory device having good adhesion among the components thereof. A first conductive layer is formed on a substrate, and the surface of the first conductive layer is treated to add adhesion promoting materials to the surface. The adhesion promoting materials may form a layer on the surface, or they may incorporate into the surface or merely passivate the surface of the first conductive layer. A variable resistance layer is formed on the treated surface, and a second conductive layer is formed on the variable resistance layer. Adhesion promoting materials may also be included at the interface between the variable resistance layer and the second conductive layer.Type: GrantFiled: September 25, 2009Date of Patent: October 2, 2012Assignee: Applied Materials, Inc.Inventors: Siu F. Cheng, Deenesh Padhi
-
Patent number: 8263471Abstract: A method of producing a multilayer structure is provided, wherein the method comprises forming a phase change material layer onto a substrate, forming a protective layer, forming a further layer on the protective layer, patterning the further layer in an first patterning step, patterning the protective layer and the phase change material layer by a second patterning step. In particular, the first patterning step may be an etching step using chemical etchants. Moreover, electrodes may be formed on the substrate before the phase change material layer is formed, e.g. the electrodes may be formed on one level, e.g. may form a planar structure and may not form a vertically structure.Type: GrantFiled: January 12, 2009Date of Patent: September 11, 2012Assignee: NXP B.V.Inventors: Romain Delhougne, Judit Lisoni, Vasile Paraschiv
-
Publication number: 20120225535Abstract: Provided is a resistance element which is, when forming the resistance element including a resistor having a small thickness, less liable to cause disconnection of the resistor. Tip regions of electrodes which are formed by stacking a barrier metal film and an aluminum electrode film are formed so as to be single-layer barrier metal electrodes, and the resistor for electrically connecting the parallel barrier metal electrodes to each other is formed by lift-off.Type: ApplicationFiled: March 1, 2012Publication date: September 6, 2012Inventors: Shinjiro KATO, Hirofumi Harada
-
Patent number: 8243494Abstract: A process in the manufacturing of a resistor random access memory with a confined melting area for switching a phase change in the programmable resistive memory. The process initially formed a pillar comprising a substrate body, a first conductive material overlying the substrate body, a programmable resistive memory material overlying the first conductive material, a high selective material overlying the programmable resistive memory material, and a silicon nitride material overlying the high selective material. The high selective material in the pillar is isotropically etched on both sides of the high selective material to create a void on each side of the high selective material with a reduced length. A programmable resistive memory material is deposited in a confined area previously occupied by the reduced length of the poly, and the programmable resistive memory material is deposited into an area previously occupied by the silicon nitride material.Type: GrantFiled: September 23, 2008Date of Patent: August 14, 2012Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, ChiaHua Ho, Kuang Yeu Hsieh, Shih-Hung Chen
-
Publication number: 20120184080Abstract: A method of forming a semiconductor structure includes forming a resistor on an insulator layer over a substrate, and forming at least one dielectric layer over the resistor. The method also includes forming a substrate contact through the at least one dielectric layer, through the resistor, through the insulator layer, and into the substrate. The substrate contact comprises a high thermal conductivity material.Type: ApplicationFiled: January 18, 2011Publication date: July 19, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph M. LUKAITIS, Jed H. RANKIN, Robert R. ROBISON, Dustin K. SLISHER, Timothy D. SULLIVAN
-
Publication number: 20120181663Abstract: A method of forming a semiconductor structure includes forming a resistor on an insulator layer over a substrate and forming a trench in the resistor and into the substrate. The method also includes forming a liner on sidewalls of the trench and forming a core comprising a high thermal conductivity material in the trench and on the liner.Type: ApplicationFiled: January 18, 2011Publication date: July 19, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph M. LUKAITIS, Jed H. RANKIN, Robert R. ROBISON, Dustin K. SLISHER, Timothy D. SULLIVAN
-
Publication number: 20120170352Abstract: An integrated circuit is formed having an array of memory cells located in the dielectric stack above a semiconductor substrate. Each memory cell has an adjustable resistor and a heating element. A dielectric material separates the heating element from the adjustable resistor. The heating element alters the resistance of the resistor by applying heat thereto. The magnitude of the resistance of the adjustable resistor represents the value of data stored in the memory cell.Type: ApplicationFiled: December 29, 2010Publication date: July 5, 2012Applicant: STMICROELECTRONICS PTE LTD.Inventors: Olivier Le Neel, Jean Jimenez
-
Publication number: 20120171967Abstract: Designs and methodologies related to attenuators having a thin-film resistor assembly are disclosed. In some embodiments, the thin-film assembly can include a first and second thin-film resistor, each having a main portion with an input end and an output end. The input end of the first thin-film resistor is interconnected to the input end of the second thin-film resistors, and the output end of the first thin-film resistor is interconnected to the output end of the second thin-film resistor. The first and second thin-film resistors are disposed relative to one another so as to define a separation. The separation region reduces the likelihood of hot spot regions forming at or near the center of the thin-film structure and improves power handling capability for a given resistor width. Also disclosed are examples of how the foregoing features can be implemented in different products and methods of fabrication.Type: ApplicationFiled: November 30, 2011Publication date: July 5, 2012Applicant: Skyworks Solutions, Inc.Inventors: Peter J. Zampardi, JR., Kai Hay Kwok
-
Publication number: 20120146187Abstract: A method of forming a semiconductor structure includes forming at least one trench in an insulator layer formed on a substrate. A distance between a bottom edge of the at least one trench and a top surface of a substrate is shorter than a distance between an uppermost surface of the insulator layer and the top surface of the substrate. The method also includes: forming a resistor on the insulator layer and extending into the at least one trench; forming a first contact in contact with the resistor; and forming a second contact in contact with the resistor such that current is configured to flow from the first contact to the second contact through a central portion of the resistor.Type: ApplicationFiled: December 14, 2010Publication date: June 14, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brent A. ANDERSON, Jed H. RANKIN, Robert R. ROBISON
-
Publication number: 20120126195Abstract: An electric-pulse-induced-resistance change device (EPIR device) is provided which is a resistance switching device. It has a buffer layer inserted between a first active resistance switching layer and a second active resistance switching layer, with both active switching layers connected to electrode layers directly or through additional buffer layers between the active resistance switching layers and the electrodes. This device in its simplest form has the structure: electrode-active layer-buffer layer-active layer-electrode. The second active resistance switching layer may, in the alternative, be an ion donating layer, such that the structure becomes: electrode-active layer-buffer layer-ion donating layer-electrode. The EPIR device is constructed to mitigate the retention challenge.Type: ApplicationFiled: December 1, 2011Publication date: May 24, 2012Inventors: Alex Ignatiev, Naijuan Wu, Kristina Young-Fisher, Rabi Ebrahim
-
Publication number: 20120126370Abstract: A method of forming a semiconductor structure includes: forming a resistor over a substrate; forming at least one first contact in contact with the resistor; and forming at least one second contact in contact with the resistor. The resistor is structured and arranged such that current flows from the at least one first contact to the at least one second contact through a central portion of the resistor. The resistor includes at least one extension extending laterally outward from the central portion in a direction parallel to the current flow. The method includes sizing the at least one extension based on a thermal diffusion length of the resistor.Type: ApplicationFiled: November 19, 2010Publication date: May 24, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David L. HARMON, Joseph M. LUKAITIS, Stewart E. RAUCH, III, Robert R. ROBISON, Dustin K. SLISHER, Jeffrey H. SLOAN, Timothy D. SULLIVAN, Kimball M. WATSON
-
Patent number: 8179225Abstract: A ceramic electronic component has a chip element body having a conductor arranged inside, external electrodes, and a discrimination layer. The chip element body has first and second end faces facing each other, first and second side faces being perpendicular to the first and second end faces and facing each other, and third and fourth side faces being perpendicular to the first and second end faces and to the first and second side faces and facing each other. The external electrodes are formed on the first and second end faces, respectively, of the chip element body. The discrimination layer is provided on at least one side face out of the first side face and the second side face in the chip element body. The chip element body is comprised of a first ceramic. The discrimination layer is comprised of a second ceramic different from the first ceramic and has a color different from that of the third and fourth side faces.Type: GrantFiled: January 8, 2009Date of Patent: May 15, 2012Assignee: TDK CorporationInventors: Toshihiro Iguchi, Akitoshi Yoshii, Akira Goshima, Kazuyuki Hasebe
-
Patent number: 8168493Abstract: Provided are a semiconductor memory device and a method of manufacturing the semiconductor memory device. The semiconductor memory device includes a semiconductor substrate including a first active region and a second active region, a gate electrode including a silicide layer formed on the first active region and a resistor pattern formed on the second active region. A distance from a top surface of the semiconductor substrate to a top surface of the resistor pattern is smaller than a distance from a top surface of the semiconductor substrate to a top surface of the gate electrode.Type: GrantFiled: March 2, 2011Date of Patent: May 1, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Jongwon Kim