Of Semiconductor Layer On Insulating Substrate Or Layer Patents (Class 438/517)
-
Patent number: 6887745Abstract: A polysilicon thin film transistor and a method of forming the same is provided. A poly-island layer is formed over a substrate. A gate insulation layer is formed over the poly-island layer. A gate is formed over the gate insulation layer. Using the gate as a mask, an ion implantation of the poly-island layer is carried out to form a source/drain region in the poly-island layer outside the channel region. An oxide layer and a silicon nitride layer, together serving as an inter-layer dielectric layer, are sequentially formed over the substrate. Thickness of the oxide layer is thicker than or the same as (thickness of the nitride layer multiplied by 9000 ?)1/2 and maximum thickness of the nitride layer is smaller than 1000 ?.Type: GrantFiled: September 8, 2003Date of Patent: May 3, 2005Assignee: Au Optronics CorporationInventors: Kun-Hong Chen, Chinwei Hu
-
Patent number: 6884703Abstract: At the surface of a substrate a gate oxide layer is produced and is given a dual thickness. A first oxide layer is produced over the surface of a substrate by thermal oxidation and is covered by a mask layer defining suitably located openings. A material accelerating or retarding the oxidation of the substrate is ion implanted through the first oxide layer in the openings, after which the mask is removed and the thermal oxidation is continued over the now exposed total surface of the first oxide layer. The material used for ion implanting can be an oxidation rate promoting material such as chloride and bromine. The manufacturing method is simple and adds little to presently used process flows for fabricating MOS devices. The dual thickness of the gate oxide gives the manufactured MOS device a low level of total noise generated when using the device for instance in RF-circuits.Type: GrantFiled: January 13, 2004Date of Patent: April 26, 2005Assignee: Infineon Technologies AGInventors: Torkel Arnborg, Ted Johansson
-
Patent number: 6875643Abstract: An SOI substrate having a partial SOI structure in which a buried insulating film having a predetermined area is formed via an active layer in a part of a silicon single crystal substrate in plan view by ion-implanting elements to the part of the substrate and then applying thereto a thermal processing, wherein a thickness of a peripheral edge portion of said buried insulating film is getting thinner toward a terminal edge of said buried insulating film.Type: GrantFiled: December 22, 2003Date of Patent: April 5, 2005Assignee: Sumitomo Mitsubishi Silicon CorporationInventors: Masanori Akatsuka, Naoshi Adachi
-
Patent number: 6864534Abstract: To provide a semiconductor wafer having crystal orientations of a wafer for the support substrate and a wafer for the device formation shifted from each other, wherein two kinds of wafers having different crystal orientations in which a notch or an orientation flat is to be provided do not need to be prepared. One of two semiconductor wafers having a notch or an orientation flat provided in the same crystal orientation <110> is set to be a wafer (1) for the support substrate and the other is set to be a wafer for the device formation. Both wafers are bonded with the notches or orientation flats shifted from each other (for example, a crystal orientation <100> of the wafer for the device formation and the crystal orientation <110> of the wafer (1) for the support substrate are set to the same direction). The wafer for the device formation is divided to obtain an SOI layer (3). A MOS transistor (TR1) or the like is formed on the SOI layer (3).Type: GrantFiled: August 16, 2001Date of Patent: March 8, 2005Assignee: Renesas Technology Corp.Inventors: Takashi Ipposhi, Takuji Matsumoto
-
Patent number: 6864505Abstract: The invention provides an electro-optical device that can include a pixel electrode, a thin-film transistor (TFT) including a semiconductor layer connected to the pixel electrode, and a data line and scanning line connected to the TFT. The scanning line can include a narrow part as a gate electrode facing a channel region in the semiconductor layer, and a wide part not facing the channel region. Such construction permits the electro-optical device to display high quality images by preventing light from impinging the TFT.Type: GrantFiled: April 18, 2003Date of Patent: March 8, 2005Assignee: Seiko Epson CorporationInventor: Yasuji Yamasaki
-
Patent number: 6864540Abstract: The invention includes a field effect transistor (FET) on an insulator layer, and integrated circuit (IC) on SOI chip including the FETs and a method of forming the IC. The FETs include a thin channel with raised source/drain (RSD) regions at each end on an insulator layer, e.g., on an ultra-thin silicon on insulator (SOI) chip. Isolation trenches at each end of the FETs, i.e., at the end of the RSD regions, isolate and define FET islands. Insulating sidewalls at each RSD region sandwich the FET gate between the RSD regions. The gate dielectric may be a high K dielectric. Salicide on the RSD regions and, optionally, on the gates reduce device resistances.Type: GrantFiled: May 21, 2004Date of Patent: March 8, 2005Assignee: International Business Machines Corp.Inventors: Rama Divakaruni, Louis C. Hsu, Rajiv V. Joshi, Carl J. Radens
-
Patent number: 6861326Abstract: The invention includes a method of forming semiconductor circuitry. A monocrystalline silicon substrate is provided, and a mask is formed which covers a first portion of the substrate and leaves a second portion uncovered. A trench is formed in the uncovered portion and at least partially filled with a semiconductive material that comprises at least one atomic percent of an element other than silicon. The mask is removed and a first semiconductor circuit component is formed over the first portion of the substrate. Also, a second semiconductor circuit component is formed over the semiconductive material that at least partially fills the trench. The invention also includes semiconductor constructions.Type: GrantFiled: November 21, 2001Date of Patent: March 1, 2005Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Er-Xuan Ping
-
Patent number: 6852623Abstract: Disclosed herein is a method for manufacturing a zinc oxide semiconductor. The method comprises the steps of forming a zinc oxide thin film including a group V element as a dopant on a substrate by using a zinc oxide compound containing a group V element or an oxide thereof, charging the substrate having the zinc oxide thin film formed thereon into a chamber for thermal annealing, and thermal annealing the substrate in the chamber to activate the dopant, thereby changing the zinc oxide thin film exhibiting n-type electrical properties or insulator properties to a zinc oxide thin film exhibiting p-type electrical properties.Type: GrantFiled: November 6, 2003Date of Patent: February 8, 2005Assignee: Kwangju Institute of Science and TechnologyInventors: Seong-Ju Park, Kyoung-Kook Kim
-
Patent number: 6849873Abstract: In liquid crystal display device having a multi-layer conductive layer, such conductive layer is formed using a photoresist pattern having different thicknesses depending on the position. Upper layer of the gate pad is removed using an etch mask of the photoresist pattern of different thickness. A gate insulating layer, a semiconductor layer, and an ohmic contact layer are sequentially formed. A conductive material is deposited and patterned to form a data wire. Finally passivation layer is formed and an indium tin oxide layer is deposited and patterned to form a pixel electrode, a redundant gate pad, and a redundant data pad.Type: GrantFiled: November 25, 2002Date of Patent: February 1, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Bum-Ki Baek, Mun-Pyo Hong, Jang-Soo Kim, Sung-Wook Huh, Jong-Soo Yoon, Dong-Gyu Kim
-
Patent number: 6835607Abstract: A thin film transistor of the present invention has an active layer including at least source, drain and channel regions formed on an insulating surface. A high resistivity region is formed between the channel region and each of the source and drain regions. A film capable of trapping positive charges therein is provided on at least the high resistivity region so that N-type conductivity is induced in the high resistivity region. Accordingly, the reliability of N-channel type TFT against hot electrons can be improved.Type: GrantFiled: December 28, 2001Date of Patent: December 28, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yasuhiko Takemura, Satoshi Teramoto
-
Patent number: 6833292Abstract: A method of reducing dopant losses is provided. The method includes providing a transistor structure having a first region, implanting a dopant into the first region, depositing a control layer adjacent the first region, and performing a first annealing process on the transistor structure. The control layer is operable to prevent at least a portion of the dopant in the first region from diffusing out of the first region toward the control layer during the first annealing process.Type: GrantFiled: March 31, 2003Date of Patent: December 21, 2004Assignee: Texas Instruments IncorporatedInventor: Donald S. Miles
-
Publication number: 20040253798Abstract: A manufacturing method for an SOI semiconductor device includes creating transistors and an element isolation region on a semiconductor layer in an SOI substrate. The method also includes covering the transistors and the element isolation region with a first insulation film. The method also includes creating a first opening section which penetrates the first insulation film, element isolation region and a buried oxide film to expose the support substrate. The method also includes creating a first source interconnect, first drain interconnect and first gate interconnect which are electrically connected to the transistors, on the second insulation film. The method also includes forming dummy interconnects which are connected with these interconnects, and are electrically connected with the support substrate via the first opening section, on the second insulation film.Type: ApplicationFiled: December 31, 2003Publication date: December 16, 2004Inventor: Toru Mori
-
Patent number: 6831350Abstract: A semiconductor structure includes a substrate comprising a first relaxed semiconductor material with a first lattice constant. A semiconductor device layer overlies the substrate, wherein the semiconductor device layer includes a second relaxed semiconductor material with a second lattice constant different from the first lattice constant. In addition, a dielectric layer is interposed between the substrate and the semiconductor device layer, wherein the dielectric layer includes a programmed transition zone disposed within the dielectric layer for transitioning between the first lattice constant and the second lattice constant. The programmed transition zone includes a plurality of layers, adjoining ones of the plurality of layers having different lattice constants with one of the adjoining ones having a first thickness exceeding a first critical thickness required to form defects and another of the adjoining ones having a second thickness not exceeding a second critical thickness.Type: GrantFiled: October 2, 2003Date of Patent: December 14, 2004Assignee: Freescale Semiconductor, Inc.Inventors: Chun-Li Liu, Alexander L. Barr, John M. Grant, Bich-Yen Nguyen, Marius K. Orlowski, Tab A. Stephens, Ted R. White, Shawn G. Thomas
-
Patent number: 6825102Abstract: A method in which a defective semiconductor crystal material is subjected to an amorphization step followed by a thermal treatment step is provided. The amorphization step amorphizes, partially or completely, a region, including the surface region, of a defective semiconductor crystal material. A thermal treatment step is next performed so as to recrystallize the amorphized region of the defective semiconductor crystal material. The recrystallization is achieved in the present invention by solid-phase crystal regrowth from the non-amorphized region of the defective semiconductor crystal material.Type: GrantFiled: September 18, 2003Date of Patent: November 30, 2004Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Keith E. Fogel, Shreesh Narasimha, Devendra K. Sadana
-
Patent number: 6821868Abstract: A method of forming a gate dielectric includes the steps of forming a gate oxide layer on a substrate, forming a buffer layer over the gate oxide layer and incorporating nitrogen into the gate oxide layer through the buffer layer. A semiconductor device having a gate structure is also provided. The gate includes a nitrogen enriched gate oxide layer formed on a substrate, a silicon nitride or poly-silicon buffer layer formed on the gate oxide layer and a gate electrode formed over the buffer layer.Type: GrantFiled: December 27, 2002Date of Patent: November 23, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Juing-Yi Cheng, T. L. Lee, Chia Lin Chen
-
Patent number: 6818496Abstract: This invention relates to the field of semiconductor integrated circuits and, particularly to stand-alone and embedded memory chips fabricated on Silicon-on-Insulator (SOI) substrates and devices. Partially depleted (PD) and fully depleted (FD) devices are utilized on the same chip. The invention is a process flow utilizing fully depleted SOI devices in one area of the chip and partially depleted SOI devices in selected other areas of the chip. The choice of fully depleted or partially depleted is solely determined by the circuit application in that specific area of the chip. The invention is able to be utilized in accordance with DRAM processing, and especially embedded DRAMs with their large proportion of associated logic circuitry.Type: GrantFiled: October 7, 2002Date of Patent: November 16, 2004Assignee: Micron Technology, Inc,Inventors: Charles H. Dennison, John K. Zahurak
-
Publication number: 20040224489Abstract: A porous structure with high uniformity is provided even when evaluated at a high resolution (high evaluation standard) of several or several ten nm or less. By applying this porous structure to the manufacture of an SOI substrate, an SOI substrate which has an SOI layer with a small number of defects is provided. In a region at a depth of 5 to 10 nm from the surface of a porous Si layer, values of parameters such as porosity and the like which represent a porous structure are uniformed. The manufacture of an SOI substrate using this porous Si layer reduces recessed defects in an SOI layer.Type: ApplicationFiled: May 5, 2004Publication date: November 11, 2004Applicant: CANON KABUSHIKI KAISHAInventors: Hajime Ikeda, Nobuhiko Sato, Kiyofumi Sakaguchi
-
Patent number: 6815317Abstract: A method of fabricating an integrated circuit in and on a semiconductor substrate with deep implantations by applying a scattered ion capturing layer in the resist mask opening to capture any implanted ions scattered in the resist and deflected out of the resist into the mask opening to prevent these ions from reaching the semiconductor substrate and affecting the concentration of ions at the edge of the mask and thus the performance of the integrated circuit.Type: GrantFiled: June 5, 2002Date of Patent: November 9, 2004Assignees: International Business Machines Corporation, Infineon Technologies, AGInventors: Thomas Schafbauer, Sandrine E. Sportouch
-
Patent number: 6809003Abstract: A method of forming a semiconductor device on a substrate. The method includes forming a first epitaxial layer on the substrate. Next, a selected impurity is introduced to a surface of the first epitaxial layer. A second epitaxial layer is then formed on the surface of the first epitaxial layer and over the selected impurity. Finally, the selected impurity is driven through the first epitaxial layer and the second epitaxial layer to form the desired doped regions.Type: GrantFiled: April 2, 2003Date of Patent: October 26, 2004Assignee: Polarfab LLCInventor: Daniel J. Fertig
-
Patent number: 6809370Abstract: High-k transistor gate structures and fabrication methods therefor are provided, wherein a gate dielectric interface region near a semiconductor substrate is provided with very little or no nitrogen, while the bulk high-k dielectric is provided with a uniform nitrogen concentration.Type: GrantFiled: July 31, 2003Date of Patent: October 26, 2004Assignee: Texas Instruments IncorporatedInventors: Luigi Colombo, Manuel Quevedo-Lopez, James J. Chambers, Mark R. Visokay, Antonio L. P. Rotondaro
-
Patent number: 6797547Abstract: A semiconductor device includes an elongated, blade-shaped semiconductor element isolated from a surrounding region of a semiconductor substrate by buried and side oxide layers. A polysilicon post disposed at one end of the element has a bottom portion extending through the buried oxide to contact the substrate, providing for electrical and thermal coupling between the element and the substrate and for gettering impurities during processing. A device fabrication process employs a selective silicon-on-insulator (SOI) technique including forming trenches in the substrate; passivating the upper portion of the element; and performing a long oxidation to create the buried oxide layer. A second oxidation is used to create an insulating oxide layer on the sidewalls of the semiconductor element, and polysilicon material is used to fill the trenches and to create the post.Type: GrantFiled: October 3, 2003Date of Patent: September 28, 2004Assignee: Texas Instruments IncorporatedInventors: Sheldon D. Haynie, Steven L. Merchant, Sameer P. Pendharkar, Vladimir Bolkhovsky
-
Patent number: 6790750Abstract: A semiconductor device includes a wafer having a semiconductor layer with source, body and drain regions. A electrically-conducting region of the semiconductor region overlaps and electrically couples the source region and the body region. The electrical coupling of the source and body regions reduces floating body effects in the semiconductor device. A method of constructing the semiconductor device utilizes spacers, masking, and/or tilted implantation to form an source-body electrically-conducting region that overlaps the source and body regions of the semiconductor layer, and a drain electrically-conducting region that is within the drain region of the semiconductor layer.Type: GrantFiled: June 6, 2002Date of Patent: September 14, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Wei Long, Qi Xiang, Yowjuang W. Liu
-
Patent number: 6791144Abstract: The present invention is directed to a thin film transistor (and related multilayer structures) that includes: source and drain electrodes 14 and 15 disposed at a specified interval above an insulating substrate 11 and formed by printing-and-plating; an a-Si-film 16 disposed for the source and drain electrodes 14 and 15; a gate insulating film 17 laminated on the a-Si film 16; and a gate electrode 18 laminated on the gate insulating film 17 and formed by printing-and-plating. The a-Si film 16 and the gate insulating film 17 have an offset region 20 that uniformly extends beyond the dimensions of the gate electrode 18.Type: GrantFiled: June 27, 2000Date of Patent: September 14, 2004Assignee: International Business Machines CorporationInventors: Peter M. Fryer, Robert L. Wisnieff, Takatoshi Tsujimura
-
Patent number: 6787434Abstract: The present invention relates to a method of fabricating polysilicon film by Nickel and Copper induced lateral crystallization for the TFT-LCD, comprising the step of: a) a thin (˜4 nm) Copper and Nickel being evaporated onto the substrate; b) a amorphous-silicon film (˜50 nm) being evaporated onto thereof obtained according to a); c) applying annealing at less than 600° C. to thereof obtained according to b) for fast fabricating poly-silicon film. It is approximately 10 times faster than that of Ni induced polysilicon. The present invention is to provide a low-temperature (<600° C.) fast growth rate process to convert the hydrogenated amorphous silicon (a-Si:H) films to polysilicon film for substantially time-saving process and industrial applicability.Type: GrantFiled: May 2, 2003Date of Patent: September 7, 2004Assignee: National Taiwan UniversityInventors: Si-Chen Lee, Wei-Chieh Hsuch, Chi-Chieh Chen
-
Patent number: 6787855Abstract: A semiconductor device and a manufacturing method thereof are obtained which can restrain increase of the parasitic capacitance generated between contact plugs of source/drain regions and a gate electrode while reducing the area of the source/drain regions. A channel region is formed under a gate electrode 1. A pair of source/drain regions 2 are formed to sandwich the channel region. The source/drain regions 2 have a first part 3a being adjacent to the channel region and a second part 3b formed to protrude in a channel width direction from the first part 3a so that a part of outer peripheries of the source/drain regions 2 extend away from the gate electrode 1 in a plan view. Contact plugs 4 are formed on the second part 3b for connecting the source/drain regions 2 to source/drain wirings.Type: GrantFiled: February 7, 2001Date of Patent: September 7, 2004Assignee: Renesas Technology Corp.Inventors: Yuuichi Hirano, Shigenobu Maeda, Shigeto Maegawa
-
Patent number: 6780697Abstract: A method of manufacturing an LDMOS transistor includes providing a semiconductor substrate of a first conductivity type having a well region of a second conductivity type formed on a surface of the substrate. Ions of the first conductivity type are implanted into a part of the well region with a predetermined energy. The substrate is subjected to a heat treatment so that the implanted ions are diffused to form a diffusion region of the first conductivity type on the surface of the substrate. Then, a gate oxide layer and a gate electrode are formed on the surface of the substrate. Finally, a drain region is formed on the surface of the substrate. The predetermined energy for the implantation is set so that an accelerated oxidation during a formation of the gate oxide layer is inhibited.Type: GrantFiled: January 23, 2002Date of Patent: August 24, 2004Assignee: Oki Electric Industry Co., Ltd.Inventor: Katsuhito Sasaki
-
Patent number: 6777317Abstract: A method of forming a doped polycrystalline silicon gate in a Metal Oxide Semiconductor (MOS) device. The method includes forming first an insulation layer on a top surface of a crystalline silicon substrate. Next, an amorphous silicon layer is formed on top of and in contact with the insulation layer and then a dopant is introduced in a top surface layer of the amorphous silicon layer. The top surface of the amorphous silicon layer is irradiated with a laser beam and the heat of the radiation causes the top surface layer to melt and initiates explosive recrystallization (XRC) of the amorphous silicon layer. The XRC process transforms the amorphous silicon layer into a polycrystalline silicon gate and distributes the dopant homogeneously throughout the polycrystalline gate.Type: GrantFiled: August 29, 2001Date of Patent: August 17, 2004Assignee: Ultratech Stepper, Inc.Inventors: Cindy Seibel, Somit Talwar
-
Patent number: 6770515Abstract: A TFT 123 formed on a glass substrate 101 has a crystalline silicon film 108 that serves as an active region. The crystalline silicon film 108 is formed by forming an a-Si film 103 containing hydrogen on the glass substrate 101, thereafter adding nickel 104 to the surface of the a-Si film 103 and subjecting the a-Si film 103 to which the nickel 104 has been added to heat treatment. The crystal grain size of each crystal of the crystalline silicon film 108 is smaller than the size of the channel region of a TFT 123. With this arrangement, a high-performance semiconductor device that has stable characteristics with little characteristic variation and a high integration density and is simply fabricated with high yield can be provided.Type: GrantFiled: September 12, 2000Date of Patent: August 3, 2004Assignee: Sharp Kabushiki KaishaInventors: Naoki Makita, Masao Moriguchi
-
Patent number: 6764883Abstract: A method for forming a uniform layered structure comprising an ultra-thin layer of amorphous silicon and its thermal oxide is disclosed. In one aspect, a method for forming a nanolaminate of silicon oxide on a substrate is disclosed. In another aspect, a method for forming a patterned hard mask on a substrate is disclosed. The patterned hard mask includes a nanolaminate of silicon and silicon oxide. The methods are characterized by the oxidation of an amorphous silicon layer using atomic oxygen.Type: GrantFiled: January 7, 2003Date of Patent: July 20, 2004Assignee: International Business Machines Corp.Inventors: Omer H. Dokumaci, Oleg Gluschenkov, Michael Belyanksy, Bruce B. Doris
-
Patent number: 6759314Abstract: A thermal nitride film is formed as a gate insulating film on a silicon substrate, and after a gate electrode material is formed on the insulating film, it is patterned to form gate electrodes. After processing the electrodes, part of the gate insulating film other than a portion thereof which lies under the gate electrodes is removed. Further, an insulating film (a post oxidation film) is formed on side walls and upper surfaces of the stacked gate structures and the exposed main surface of the silicon substrate by use of thermal oxidation method.Type: GrantFiled: September 26, 2000Date of Patent: July 6, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Wakako Moriyama, Naoki Kai, Hiroaki Hazama, Keiki Nagai, Yuji Fukazawa, Kazuo Saki, Yoshio Ozawa, Yasumasa Suizu
-
Patent number: 6759712Abstract: The invention includes SOI thin film transistor constructions, memory devices, computer systems, and methods of forming various structures, devices and systems. The structures typically comprise a thin crystalline layer of silicon/germanium formed over a wide range of suitable substrates. The crystalline properties of the silicon/germanium can be controlled during formation of the silicon/germanium so that the material has a relaxed crystalline lattice and large crystalline grain sizes. The crystalline grain sizes can be sufficiently large so that transistor devices formed in association with the thin crystalline material have active regions utilizing only a single grain of the silicon/germanium material.Type: GrantFiled: September 12, 2002Date of Patent: July 6, 2004Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Publication number: 20040126998Abstract: A manufacturing process for fabricating field effect transistors is disclosed comprising the generation of a strained surface layer on the surface of the substrate on which the transistor is to be fabricated. The strained surface layer is generated by implanting xenon and/or other heavy inert ions into the substrate. Implantation can be performed both after or prior to the gate oxide growth. The processing afterwards is carried out as in conventional MOS technologies. It is assumed that the strained surface layer improves the channel mobility of the transistor.Type: ApplicationFiled: June 24, 2003Publication date: July 1, 2004Inventors: Thomas Feudel, Christian Krueger, Lutz Herrmann
-
Patent number: 6747317Abstract: The present invention provides a semiconductor device comprising a single-crystal silicon substrate; and a single-crystal oxide thin film having a perovskite structure formed through epitaxial growth on the single-crystal silicon substrate. The single-crystal oxide thin film is directly in contact with a surface of the single-crystal silicon substrate, and contains a bivalent metal that is reactive to silicon.Type: GrantFiled: March 11, 2002Date of Patent: June 8, 2004Assignee: Fujitsu LimitedInventors: Masao Kondo, Kazuaki Kurihara, Kenji Maruyama, Hideki Yamawaki
-
Patent number: 6746901Abstract: To realize TFT enabling high-speed operation by fabricating a crystalline semiconductor film in which positions and sizes of crystal grains are controlled and using the crystalline semiconductor film in a channel forming region of TFT, a film thickness is stepped by providing a stepped difference in at least one layer of a matrix insulating film among a plurality of matrix insulating films having refractive indices different from each other. By irradiating laser beam from a rear face side of a substrate (or both sides of a surface side and the rear face side of the substrate), there is formed an effective intensity distribution of laser beam with regard to a semiconductor film and there is produced a temperature gradient in correspondence with a shape of the stepped difference and a distribution of the film thickness of the matrix insulating film in the semiconductor film.Type: GrantFiled: May 3, 2001Date of Patent: June 8, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kenji Kasahara, Ritsuko Kawasaki, Hisashi Ohtani
-
Publication number: 20040104431Abstract: A polysilicon thin film transistor and a method of forming the same is provided. A poly-island layer is formed over a substrate. A gate insulation layer is formed over the poly-island layer. A gate is formed over the gate insulation layer. Using the gate as a mask, an ion implantation of the poly-island layer is carried out to form a source/drain region in the poly-island layer outside the channel region. An oxide layer and a silicon nitride layer, together serving as an inter-layer dielectric layer, are sequentially formed over the substrate. Thickness of the oxide layer is thicker than or the same as (thickness of the nitride layer multiplied by 9000 Å)1/2 and maximum thickness of the nitride layer is smaller than 1000 Å.Type: ApplicationFiled: September 8, 2003Publication date: June 3, 2004Inventors: KUN-HONG CHEN, CHINWEI HU
-
Patent number: 6740548Abstract: A semiconductor device is fabricated in a silicon on insulator (SOI) substrate including a supporting silicon substrate, a silicon oxide layer supported by the substrate, and a silicon layer overlying the silicon oxide layer. An electrical component is fabricated in the silicon layer over a portion of the silicon oxide layer, and then the substrate opposite from the component is masked and etched. A metal layer is then formed in the portion of the substrate which has been removed by etching with the metal layer providing heat removal from the component. In an alternative embodiment, the silicon oxide layer overlying the portion of the substrate is removed with the metal layer abutting the silicon layer. In fabricating the device, preferential etching is employed to remove the silicon in the substrate with the silicon oxide functioning as an etchant stop. A two step process can be employed including a first oxide etch to etch the bulk of the silicon and then a more selective but slower etch.Type: GrantFiled: December 20, 2002Date of Patent: May 25, 2004Assignee: Cree Microwave, Inc.Inventor: Johan Agus Darmawan
-
Semiconductor device formed over a multiple thickness buried oxide layer, and methods of making same
Patent number: 6737332Abstract: The present invention is generally directed to a semiconductor device formed over a multiple thickness buried oxide layer, and various methods of making same. In one illustrative embodiment, the device comprises a bulk substrate, a multiple thickness buried oxide layer formed above the bulk substrate, and an active layer formed above the multiple thickness buried oxide layer, the semiconductor device being formed in the active layer above the multiple thickness buried oxide layer. In some embodiments, the multiple thickness buried oxide layer is comprised of a first section positioned between two second sections, the first section having a thickness that is less than the thickness of the second sections.Type: GrantFiled: March 28, 2002Date of Patent: May 18, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Mark B. Fuselier, Derick J. Wristers, Andy C. Wei -
Publication number: 20040087068Abstract: [Object] To provide a method for forming a high-performance thin-film at low cost using a liquid material in safety, an apparatus for forming a thin-film, a method for manufacturing a semiconductor device, an electro-optical unit, and an electronic apparatus.Type: ApplicationFiled: April 21, 2003Publication date: May 6, 2004Applicant: Seiko Epson CorporationInventor: Ichio Yudasaka
-
Patent number: 6730548Abstract: A method of fabricating a thin film transistor for liquid crystal display is provided. A polysilicon island and a gate insulating layer covered on the polysilicon island are formed on a substrate. A metal layer is formed on the gate insulating layer. A pair of trenches exposing predetermined regions of the polysilicon island are formed in the metal layer and the gate insulating layer. P-type impurities are doped into the uncovered polysilicon regions of the polysilicon island. A gate electrode is formed by removing parts of the metal layer and the gate insulating layer. N-type impurities are doped into the exposed portions of the polysilicon island. Thereby LDD regions, and a source and a drain regions are formed at the regions doped with both n-type and p-type impurities and at the regions doped with only n-type impurities respectively.Type: GrantFiled: May 16, 2003Date of Patent: May 4, 2004Assignee: Au Optronics Corp.Inventor: Chien-Sheng Yang
-
Patent number: 6727147Abstract: An FET is fabricated on an SOI substrate by the following processes. Openings are formed in laminated layers of a pad oxide film of about 5-10 nm and an oxidation-resistant nitride film of about 50-150 nm at positions where device isolation regions are to be provided. The substrate is irradiated by an ion implantation apparatus with at least one of Ar ions and Si ions with an implantation energy of 40-50 keV, and a dose of 1×1014 to 5×1015 cm−2. Field oxidation is then conducted to electrically separate adjacent devices. The regions of the substrate where the openings are formed become amorphous when irradiated, and the field oxidation is consequently enhanced. Hence, a thermal oxidation film having sufficient thickness can be obtained even at device isolation regions having isolation widths of 0.2 &mgr;m or less.Type: GrantFiled: June 10, 2002Date of Patent: April 27, 2004Assignee: Oki Electric Industry Co., Ltd.Inventors: Toshiyuki Nakamura, Hideaki Matsuhashi
-
Patent number: 6716728Abstract: A radiation hardened silicon-on-insulator transistor is disclosed. A dielectric layer is disposed on a substrate, and a transistor structure is disposed on the dielectric layer. The transistor structure includes a body region, a source region, a drain region, and a gate layer. The body region is formed on a first surface portion of the dielectric layer, the source region is formed on a second surface portion of the dielectric layer contiguous with the first surface portion, the drain region is formed on a third surface portion of the dielectric layer contiguous with the first surface portion, and the gate layer overlies the body region and being operative to induce a channel in that portion of the body region disposed between and adjoining the source region and the drain region. In addition, multiple diffusions are placed across two edges of the source region.Type: GrantFiled: March 5, 2002Date of Patent: April 6, 2004Assignee: BAE Systems Information and Electronic Systems Integration, Inc.Inventors: Robert Dockerty, Nadim Haddad, Michael J. Hurt, Frederick T. Brady
-
Patent number: 6713325Abstract: Conventionally, when an electric potential of a supporting substrate is fixed, there arises a problem in that impact ions are generated even in the vicinity of embedded insulating film in the proximity of a drain due to generation of a parasitic transistor using the supporting substrate as a gate so as to be likely to cause a parasitic bipolar operation.Type: GrantFiled: October 9, 2002Date of Patent: March 30, 2004Assignee: Seiko Instruments Inc.Inventors: Miwa Wake, Yoshifumi Yoshida
-
Patent number: 6709908Abstract: Certain embodiments relate to methods for making a semiconductor device that inhibit the formation of a parasitic device. A method for making a semiconductor device includes a delimiting step and a dopant implantation step. The delimiting step partially oxidizes a single-crystal silicon layer provided on a semiconductor substrate 11 with an insulating layer therebetween to form a plurality of isolated single-crystal-silicon-layer segments 13a delimited by the insulating layer 16. In the implantation step, dopant ions 18 are implanted into the single-crystal-silicon-layer segments 13a to activate the single-crystal-silicon-layer segments 13a. In this implantation step, the dopant is implanted into the single-crystal-silicon-layer segments 13a by an implantation energy which is set so that the position of the maximum of the dopant concentration lies at bottom edges Ea and Eb of each single-crystal-silicon-layer segment 13a.Type: GrantFiled: February 23, 2001Date of Patent: March 23, 2004Assignee: Seiko Epson CorporationInventors: Yoko Sato, Akihiko Ebina
-
Patent number: 6709906Abstract: In producing a semiconductor device such as a thin film transistor (TFT), a silicon semiconductor film is formed on a substrate having an insulating surface, such as a glass substrate, and then a silicon nitride film is formed on the silicon semiconductor film. After that, a hydrogen ion, fluorine ion, or chlorine ion is introduced into the silicon semiconductor film through the silicon nitride film, and then the silicon semiconductor film into which an ion is introduced is heated in an atmosphere containing hydrogen, fluorine, chlorine or these mixture, to neutralize dangling bonds in the silicon semiconductor film and reduce levels in the silicon semiconductor film.Type: GrantFiled: December 19, 2000Date of Patent: March 23, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Naoaki Yamaguchi, Hongyong Zhang, Satoshi Teramoto, Hideto Ohnuma
-
Patent number: 6677168Abstract: Various methods of determining ion implant dosage are disclosed. In one aspect, a method of processing a semiconductor workpiece that has a device region and an inactive region is provided. A first mask is formed on a first portion of the inactive region. A first implant of ions is performed on the device region and the first mask. A secondary ion mass spectrometry analysis of the first portion of the first mask is performed to determine a composition thereof relative to a standard composition. A dose for the first implant is determined based upon the secondary ion mass spectrometry analysis of the first portion of the first mask. The first implant dose is compared with a prescribed dose for the first implant to determine if a second implant is necessary to achieve the prescribed dose, and if so, an appropriate make-up dose for the second implant.Type: GrantFiled: April 30, 2002Date of Patent: January 13, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Zhiyong Zhao, Clive Jones
-
Patent number: 6670675Abstract: A silicon-on-insulation (SOI) body contact is formed within a device region of an SOI substrate so that no space of the SOI substrate is wasted for implementing a body contact. The body contact is formed by epitaxially growing silicon and depositing polysilicon. An electrical device can be formed to overlie the body contact. Thus, no additional circuitry or conductive path is required to electrically connect a body contact and a device region. Also, the body contact provides a predictable electrical characteristics without sacrificing the benefits attained from using the SOI substrate and conservation surface space on the semiconductor die.Type: GrantFiled: August 6, 2001Date of Patent: December 30, 2003Assignee: International Business Machines CorporationInventors: Herbert L. Ho, S. Sundar K. Iyer, Babar A. Khan, Robert Hannon
-
Publication number: 20030235790Abstract: A method for forming an opening is described. A material layer, a patterned protective layer and a photoresist layer are sequentially formed on a substrate. A first exposure step is performed to form a line/space image on the photoresist layer with a first exposure dosage lower than that required for development. A second exposure step is then performed to define a region to be removed in the photoresist layer with a second exposure dosage, while the sum of the first and the second exposure dosages is equal to that required for development. A development step is conducted to remove the photoresist layer in the region to expose a portion of the patterned protective layer and a portion of the material layer. An etching process is then performed to form an opening in the material layer by using the photoresist layer and the patterned protective layer as a mask.Type: ApplicationFiled: November 5, 2002Publication date: December 25, 2003Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Ching-Yu Chang
-
Publication number: 20030232465Abstract: When an ion is introduced into a semiconductor on which a resist is formed, the ion and the resist react with each other to generate a gas (dissociated gas) and a component of the thus-generated dissociated gas is introduced into the semiconductor, which becomes a factor to deteriorate properties of the semiconductor. According to the invention, the dissociated gas to be generated from an organic film is treated. Particularly, the dissociated gas is treated before an ion introduction is performed. As a method of performing such a treatment, the ion introduction is performed by dividing ion introduction processing itself into a plurality of times. The dissociated gas is generated in a maximum quantity just after the ion introduction is started.Type: ApplicationFiled: January 16, 2003Publication date: December 18, 2003Inventor: Shigenori Hayakawa
-
Publication number: 20030228741Abstract: A method of fabricating an integrated circuit in and on a semiconductor substrate with deep implantations by applying a scattered ion capturing layer in the resist mask opening to capture any implanted ions scattered in the resist and deflected out of the resist into the mask opening to prevent these ions from reaching the semiconductor substrate and affecting the concentration of ions at the edge of the mask and thus the performance of the integrated circuit.Type: ApplicationFiled: June 5, 2002Publication date: December 11, 2003Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION, Infineon Technologies North America Corp.Inventors: Thomas Schafbauer, Sandrine E. Sportouch
-
Patent number: 6661059Abstract: A lateral insulated gate bipolar PMOS device includes a semiconductor substrate, a buried insulating layer and a lateral PMOS transistor device in an SOI layer on the buried insulating layer having a source region of p-type conductivity. A lateral drift region of n-type conductivity is provided adjacent the body region, and a drain region of the p-type conductivity is provided laterally spaced from the body region by the drift region. An n-type conductivity drain region is formed of a shallow n-type contact surface region inserted into a p-inversion buffer. A gate electrode is provided over a part of the body region in which a channel region is formed during operation and extending over a part of the lateral drift region adjacent the body region, with the gate electrode being insulated from the body region and drift region by an insulation region.Type: GrantFiled: September 30, 2002Date of Patent: December 9, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Theodore Letavic, John Petruzzello, Benoit Dufort