Into Grooved Semiconductor Substrate Region Patents (Class 438/524)
-
Patent number: 7078324Abstract: To form a semiconductor component having active regions separated from one another by trenches as isolation structures, a method involves forming a shallow trench in a semiconductor body, thereafter forming a deep trench within the shallow trench in the semiconductor body, and thereafter completely driving dopant atoms into the semiconductor body to form a well region doped with the dopant. The dopant may be previously introduced by implantation into a surface layer, and then the dopant is finally completely driven into the well region by thermally supported diffusion after forming the deep trench. The shallow and deep trenches together form a compound trench with stepped side walls. Two oppositely doped wells may be formed on opposite sides of the compound trench, which thus isolates the two wells from one another. Active regions may be formed in the two wells.Type: GrantFiled: September 20, 2004Date of Patent: July 18, 2006Assignee: Atmel Germany GmbHInventors: Volker Dudek, Michael Graf
-
Patent number: 7074639Abstract: Provided is a method of fabrication of a blooming control structure for an imager. The structure is produced in a semiconductor substrate in which is configured an electrical charge collection region. The electrical charge collection region is configured to accumulate electrical charge that is photogenerated in the substrate, up to a characteristic charge collection capacity. A blooming drain region is configured in the substrate laterally spaced from the charge collection region. The blooming drain region includes an extended path of a conductivity type and level that are selected for conducting charge in excess of the characteristic charge collection capacity away from the charge collection region. A blooming barrier region is configured in the substrate to be adjacent to and laterally spacing the charge collection and blooming drain regions by a blooming barrier width. This barrier width corresponds to an acute blooming barrier impurity implantation angle with the substrate.Type: GrantFiled: December 17, 2001Date of Patent: July 11, 2006Assignee: Massachusetts Institute of TechnologyInventors: Barry E. Burke, Eugene D. Savoye
-
Patent number: 7045436Abstract: A method (200) of forming an isolation structure is disclosed, and includes forming an isolation trench in a semiconductor body (214) associated with an isolation region, and filling a bottom portion of the isolation trench with an implant masking material (216). An angled ion implant is performed into the isolation trench (218) after having the bottom portion thereof filled with the implant masking material, thereby forming a threshold voltage compensation region in the semiconductor body. Subsequently, the isolation trench is filled with a dielectric material (220).Type: GrantFiled: July 27, 2004Date of Patent: May 16, 2006Assignee: Texas Instruments IncorporatedInventors: Amitava Chatterjee, Alwin Tsao, Manuel Quevedo-Lopez, Jong Yoon, Shaoping Tang
-
Patent number: 7045407Abstract: Methods of forming an amorphous etch stop layer by implanting a substrate with an element that is electrically neutral within the substrate are described. The use of elements that are electrically neutral within the substrate prevents electrical interference by the elements if they diffuse to other areas within the substrate. The amorphous etch stop layer may be used as a hard mask in the fabrication of transistors or other devices such as a cantilever.Type: GrantFiled: December 30, 2003Date of Patent: May 16, 2006Assignee: Intel CorporationInventors: Steven Keating, Chris Auth
-
Patent number: 7029997Abstract: A method of doping sidewalls of an isolation trench is provided. A substrate having a trench thereon is provided. A blocking layer is formed within the trench such that the top surface of the blocking layer is lower than the top surface of the substrate. A sidewall doping process is performed to form a doped region in the substrate at the upper trench sidewall. The blocking layer is removed from the trench. Because the blocking layer prevent dopants from reaching the bottom half of the trench during the sidewall doping process, junction leakage at the bottom section of the trench is prevented.Type: GrantFiled: December 8, 2003Date of Patent: April 18, 2006Assignee: ProMOS Technologies Inc.Inventor: Chao-Chueh Wu
-
Patent number: 7012005Abstract: In accordance with the present invention, a trench MOSFET is formed by creating a trench in a semiconductor substrate. A portion of either a side wall of the trench or the bottom of the trench is implanted with an implant species. An insulating layer is then grown overlying the bottom and side wall of the trench. The implant species is selected such that the insulating layer grows more quickly on the bottom of the trench than on the side wall of the trench, resulting in a thicker insulating layer in the bottom of the trench than on the trench side walls.Type: GrantFiled: June 25, 2002Date of Patent: March 14, 2006Assignee: Siliconix IncorporatedInventors: Karl Lichtenberger, Frederick P. Giles, Christiana Yue, Kyle Terrill, Mohamed N. Darwish, Deva Pattanayak, Kam Hong Lui, Robert Q. Xu, Kuo-in Chen
-
Patent number: 7005334Abstract: A zero threshold voltage (ZVt) pFET (104) and a method of making the same. The ZVt pFET is made by implanting a p-type substrate (112) with a retrograde n-well (116) so that a pocket (136) of the p-type substrate material remains adjacent the surface of the substrate. This is accomplished using an n-well mask (168) having a pocket-masking region (184) in the aperture (180) corresponding to the ZVt pFET. The n-well may be formed by first creating a ring-shaped precursor n-well (116?) and then annealing the substrate so as to cause the regions of the lower portion (140?) of the precursor n-well to merge with one another to isolate the pocket of p-type substrate material. After the n-well and isolated pocket of p-type substrate material have been formed, remaining structures of the ZVt pFET may be formed, such as a gate insulator (128), gate (132), source (120), and drain (124).Type: GrantFiled: May 14, 2004Date of Patent: February 28, 2006Assignee: International Business Machines CorporationInventors: Jeffrey S. Brown, Chung H. Lam, Randy W. Mann, Jeffery H. Oppold
-
Patent number: 7005364Abstract: The invention provides a method for manufacturing a semiconductor device with which an impurity introduction region and a positioning mark region can be formed aligned, based on a common insulating film pattern.Type: GrantFiled: December 29, 2003Date of Patent: February 28, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Naoto Niisoe
-
Patent number: 6969916Abstract: A substrate having a built-in semiconductor apparatus includes: a semiconductor apparatus which comprises a first semiconductor chip having a first electrode pad formed on a main surface thereof, a protruding portion which is in contact with the first semiconductor chip and protrudes from a side surface of the first semiconductor chip to the outside, an apparatus wiring portion which is provided so as to extend from the first electrode pad onto a surface of the protruding portion, a conductive portion which is in connected with the apparatus wiring portion and provided on the apparatus wiring portion, and a sealing layer which covers the main surface and the surface of the protruding portion so as to expose a top face of the conductive portion; an insulating layer in which the semiconductor apparatus is embedded; an external terminal provided on the insulating layer; and a substrate wiring portion which electrically connects the conductive portion with the external terminal.Type: GrantFiled: December 23, 2003Date of Patent: November 29, 2005Assignee: Oki Electric Industrial Co., Ltd.Inventor: Yoshinori Shizuno
-
Patent number: 6949796Abstract: A halo implant method for forming halo regions of at least first and second transistors formed on a same semiconductor substrate. The first transistor comprises a first gate region disposed between first and second semiconductor regions. The second transistor comprises a second gate region disposed between third and fourth semiconductor regions. The method comprises the steps of, in turn, halo-implanting each of the first, second, third, and fourth semiconductor regions, with the other three semiconductor regions being masked, in a projected direction which (i) is essentially perpendicular to the direction of the respective gate region and (ii) points from the halo-implanted semiconductor region to the respective gate region.Type: GrantFiled: September 21, 2004Date of Patent: September 27, 2005Assignee: International Business Machines CorporationInventors: John J. Ellis-Monaghan, Kirk D. Peterson, Jeffrey S. Zimmerman
-
Patent number: 6939773Abstract: Semiconductor device fabrication methods include forming an oxide layer on a semiconductor substrate, forming an arrangement trench on the semiconductor substrate by patterning the oxide layer and the semiconductor substrate, forming a nitride layer on the arrangement trench and the oxide layer, forming a field trench on the semiconductor substrate by patterning the nitride layer, oxide layer, and the semiconductor substrate, and forming a pad oxide layer on inner walls of the field trench. The methods may also include removing the pad oxide layer on a bottom wall of the field trench, injecting ions into the bottom wall of the field trench so as to form an ion injected region, forming a buried layer by diffusing the ion injected region, and forming an epitaxial layer on the buried layer.Type: GrantFiled: December 27, 2004Date of Patent: September 6, 2005Assignee: DongbuAnam Semiconductor, Inc.Inventor: Yong Keon Choi
-
Patent number: 6929989Abstract: A method of manufacturing a semiconductor device is provided. First, a well region is formed in a substrate and then a mask layer is formed over the substrate. The mask layer and the substrate are patterned to form a first opening in the substrate. Thereafter, a threshold voltage adjustment process is performed. A gate dielectric layer, a first conductive layer and a second conductive layer are sequentially formed inside the first opening. The second conductive layer completely fills the first opening. A portion of the first conductive layer and the second conductive layer are removed so that the upper surface of the first conductive layer and the second conductive layer is slightly below the upper surface of the substrate and hence forms a second opening. A cap layer is formed in second opening and then the mask layer is removed. A source/drain region is formed in the substrate on each side of the first conductive layer. An inter-layer dielectric layer is formed over the substrate.Type: GrantFiled: July 28, 2003Date of Patent: August 16, 2005Assignee: ProMOS Technologies Inc.Inventors: Fang-Yu Yeh, Chi Lin, Chuang-Hsiang Chen
-
Patent number: 6930027Abstract: A method of manufacturing a semiconductor component includes forming a first electrically insulating layer (120) and a second electrically insulating layer (130) over a semiconductor substrate (110). The method further includes etching a first trench (140) and a second trench (150) through the first and second electrically insulating layers and into the semiconductor substrate, and etching a third trench (610) through a bottom surface of the second trench and into the semiconductor substrate. The third trench has a first portion (920) and a second portion (930) interior to the first portion. The method still further includes forming a third electrically insulating layer (910) filling the first trench and the first portion of the third trench without filling the second portion of the third trench, and also includes forming a plug layer (1010) in the second portion of the third trench.Type: GrantFiled: February 18, 2003Date of Patent: August 16, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Vijay Parthasarathy, Vishnu Khemka, Ronghua Zhu, Amitava Bose, Todd Roggenbauer, Paul Hui, Michael C. Butner
-
Patent number: 6921705Abstract: A method for forming an isolation layer of a semiconductor device. The method includes: a) sequentially laminating a pad oxide layer and pad nitride layer on a semiconductor substrate; b) selectively removing the pad nitride layer, selectively removing the pad oxide layer and the substrate, thereby forming a trench in the substrate; c) implanting ions in a direction with a tilted angle into a side wall of the pad nitride layer located in an upper side of the trench; d) removing the side wall portion of the pad nitride layer in the trench, in which the ions are implanted, to form a sloped side wall of the pad nitride layer, wherein the sloped side wall is inclined in an inverse direction; e) filling a HDP oxid layer in an upper surface of an entire structure including the trench; f) planarizing the HDP oxide layer and the pad nitride layer; and g) removing a remaining pad nitride layer, thereby forming an isolation layer.Type: GrantFiled: December 22, 2003Date of Patent: July 26, 2005Assignee: Hynix Semiconductor Inc.Inventors: Myung Gyu Choi, Hyung Sik Kim
-
Patent number: 6919248Abstract: An insulated gate trench type semiconductor device having L-shaped diffused regions, each diffused region having a vertically oriented portion and a horizontally oriented portion extending laterally from the vertically oriented portion, and a method for manufacturing the device in which the vertically oriented portion of each L-shaped diffused region is formed by directing dopants at an angle toward a sidewall of a trench to form the vertically oriented portion using the edge of the opposing sidewall of the trench as a mask.Type: GrantFiled: March 14, 2003Date of Patent: July 19, 2005Assignee: International Rectifier CorporationInventors: Richard Francis, Chiu Ng
-
Patent number: 6900101Abstract: LDMOS transistor devices and fabrication methods are provided, in which additional dopants are provided to region of a substrate near a thick dielectric between the channel and the drain to reduce device resistance without significantly impacting breakdown voltage. The extra dopants are added by implantation prior to formation of the thick dielectric, such as before oxidizing silicon in a LOCOS process or following trench formation and before filling the trench in an STI process.Type: GrantFiled: June 13, 2003Date of Patent: May 31, 2005Assignee: Texas Instruments IncorporatedInventor: John Lin
-
Patent number: 6885084Abstract: A process is described for manufacturing an improved PMOS semiconductor transistor. Recesses are etched into a layer of epitaxial silicon. Source and drain films are deposited in the recesses. The source and drain films are made of an alloy of silicon and germanium. The alloy is epitaxially deposited on the layer of silicon. The alloy thus has a lattice having the same structure as the structure of the lattice of the layer of silicon. However, due to the inclusion of the germanium, the lattice of the alloy has a larger spacing than the spacing of the lattice of the layer of silicon. The larger spacing creates a stress in a channel of the transistor between the source and drain films. The stress increases IDSAT and IDLIN of the transistor. An NMOS transistor can be manufactured in a similar manner by including carbon instead of germanium, thereby creating a tensile stress.Type: GrantFiled: July 23, 2003Date of Patent: April 26, 2005Assignee: Intel CorporationInventors: Anand Murthy, Robert S. Chau, Tahir Ghani, Kaizad R. Mistry
-
Patent number: 6878603Abstract: In a new process of making a DMOS transistor, the doping of the sloping side walls can be set independently from the doping of the floor region in a trench structure. Furthermore, different dopings can be established among the side walls. This is achieved especially by a sequence of implantation doping, etching to form the trench, formation of a scattering oxide protective layer on the side walls, and two-stage perpendicular and tilted final implantation doping. For DMOS transistors, this achieves high breakthrough voltages even with low turn-on resistances, and reduces the space requirement, in particular with regard to driver structures.Type: GrantFiled: June 11, 2002Date of Patent: April 12, 2005Assignee: Atmel Germany GmbHInventors: Christoph Bromberger, Franz Dietz, Volker Dudek, Michael Graf, Joern Herrfurth, Manfred Klaussner
-
Patent number: 6858516Abstract: A manufacturing method of a high aspect ratio shallow trench isolation region. A substrate with a trench therein is provided and placed into a chamber. A first insulation layer is formed on the substrate as well as inside the trench by high density plasma chemical vapor deposition. The majority of the first insulation layer outside the trench is removed by in situ etching using carbon fluoride as an etching gas with high selectivity for SiO2/SiN etching ratio, and a second insulation layer is formed on the first insulation layer by high density plasma chemical vapor deposition, filling the trench. According to the present invention, a high aspect ratio shallow trench isolation region without voids can thus be achieved.Type: GrantFiled: October 23, 2002Date of Patent: February 22, 2005Assignee: Nanya Technology CorporationInventors: Tzu-En Ho, Chang Rong Wu, Hsin-Jung Ho
-
Method and apparatus for forming a cavity in a semiconductor substrate using a charged particle beam
Patent number: 6855622Abstract: Apparatus and method for exposing a selected feature of an integrated circuit device such as a selected portion of the metallization layer, from the backside of the integrated circuit substrate without disturbing adjacent features of the device such as the active semiconductor regions. This is performed using an FIB (focused ion beam) etching process in conjunction with observation by an optical microscope to form a trench through the substrate. The floor of the trench is formed so as to be as smooth and planar as possible, thereby preventing undesirable exposure of the underlying active regions through any unknown or undesired cavity caused by scratches or pits or a deeper than desired sidewall.Type: GrantFiled: May 30, 2002Date of Patent: February 15, 2005Assignee: NPTest, LLCInventors: Erwan Le Roy, Mark A. Thompson -
Patent number: 6838362Abstract: The process for manufacturing a through insulated interconnection is performed by forming, in a body of semiconductor material, a trench extending from the front (of the body for a thickness portion thereof; filling the trench with dielectric material; thinning the body starting from the rear until the trench, so as to form an insulated region surrounded by dielectric material; and forming a conductive region extending inside said insulated region between the front and the rear of the body and having a higher conductivity than the first body. The conductive region includes a metal region extending in an opening formed inside the insulated region or of a heavily doped semiconductor region, made prior to filling of the trench.Type: GrantFiled: April 2, 2003Date of Patent: January 4, 2005Assignee: STMicroelectronics S.r.l.Inventors: Ubaldo Mastromatteo, Paolo Ferrari
-
Patent number: 6838329Abstract: A method and apparatus to form a high-concentration, indium-fluorine retrograde well within a substrate. The indium-fluorine retrograde well includes an indium concentration greater than about 3E18/cm3.Type: GrantFiled: March 31, 2003Date of Patent: January 4, 2005Assignee: Intel CorporationInventors: Cory E. Weber, Mark A. Armstrong, Stephen M. Cea, Giuseppe Curello, Sing-Chung Hu, Aaron D. Lilak, Max Wei
-
Patent number: 6825097Abstract: In an integrated circuit process for SOI including trench device isolation, the problem of voids in the trench fill is addressed by a triple fill process, in which a thermal oxide sidewall having recesses at the bottom corners is covered with a LPCVD deposition that fills in the recesses, followed by a void-free HDP deposition. Densification results in substantially the same etch rate for the three types of oxide.Type: GrantFiled: August 7, 2002Date of Patent: November 30, 2004Assignee: International Business Machines CorporationInventors: Klaus D. Beyer, Patricia A. O'Neil, Deborah A. Ryan, Peter Smeys, Effendi Leobandung
-
Photomask, method of generating resist pattern, and method of fabricating master information carrier
Patent number: 6821869Abstract: A recess for deaeration is formed in the surface of a resist film by using the photolithography technique, a photomask is allowed to come into contact with projections for close contact on both sides or around the recess for deaeration, and evacuation is performed via the recess for deaeration, thereby enhancing close contact between the photomask and the projections for close contact. With the configuration, a resist pattern having an accurate recess while preventing diffraction of light is formed.Type: GrantFiled: May 7, 2002Date of Patent: November 23, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Terumi Yanagi, Nobuyuki Komura, Tatsuaki Ishida, Keizo Miyata -
Patent number: 6818534Abstract: A semiconductor memory device comprises a trench etched from a substrate below a shallow trench isolation and a doped collar oxide. The device further comprises a buried-strap junction formed adjacent to the shallow trench isolation and above the collar oxide, and a channel stop formed below the buried-strap junction, wherein a junction between the channel stop and the buried-strap junction is formed in the substrate.Type: GrantFiled: August 19, 2002Date of Patent: November 16, 2004Assignee: Infineon Technologies Richmond, LPInventors: Jonathan Philip Davis, Stephen M. Rusinko, Jr.
-
Patent number: 6809006Abstract: a method of semiconductor device isolation, which can minimize an design rule of trenches comprising the steps of providing a substrate where a device isolation region was defined; removing the device isolation region of the substrate using a photolithography process to form trenches; implanting ions into the substrate having the trenches to form an impurity layer having a uniform depth relative to the surface of the substrate; thermally oxidizing the substrate having the impurity layer to form an oxide film; and removing the oxide film.Type: GrantFiled: September 12, 2002Date of Patent: October 26, 2004Assignee: Hynix Semiconductor Inc.Inventors: Bong Soo Kim, Jeong Bok Kim
-
Patent number: 6806131Abstract: In a new process of making a DMOS transistor, the doping of the sloping side walls can be set independently from the doping of the floor region in a trench structure. Furthermore, different dopings can be established among the side walls. This is achieved especially by a sequence of implantation doping, etching to form the trench, formation of a scattering oxide protective layer on the side walls, and two-stage perpendicular and tilted final implantation doping. For DMOS transistors, this achieves high breakthrough voltages even with low turn-on resistances, and reduces the space requirement, in particular with regard to driver structures.Type: GrantFiled: June 11, 2002Date of Patent: October 19, 2004Assignee: ATMEL Germany GmbHInventors: Christoph Bromberger, Franz Dietz, Volker Dudek, Michael Graf, Joern Herrfurth, Manfred Klaussner
-
Patent number: 6802719Abstract: A method for implanting ions into a surface of a semiconductor structure covered by a layer of insulating material, for example into a trench wall covered by a layer of oxide. A beam of ions is directed at a glancing angle to the layer of insulating material such that a substantial proportion of ions which are implanted into the semiconductor structure surface are scattered from the beam by the layer of insulating material. It is possible therefore to implant ions into a trench wall without requiring a beam source arranged to deliver a beam at a large angle to the trench wall surface.Type: GrantFiled: September 6, 2001Date of Patent: October 12, 2004Assignee: Zetex PLCInventor: Adrian Finney
-
Patent number: 6797596Abstract: A method used during the formation of a semiconductor device reduces ion channeling during implantation of the wafer. The method comprises providing a semiconductor wafer and an unetched transistor gate stack assembly over the wafer. The unetched transistor gate stack assembly comprises a gate oxide layer, a control gate layer, a metal layer, and a dielectric capping layer. A patterned photoresist layer is formed over the unetched transistor gate stack assembly, then each of the capping layer, the metal layer, the control gate layer, and the gate oxide layer is etched to form a plurality of laterally-spaced transistor gate stacks. A screening layer is formed overlying the semiconductor wafer between the transistor gate stacks. A dopant is implanted into the semiconductor wafer through the screening layer, then the screening layer is removed.Type: GrantFiled: August 29, 2002Date of Patent: September 28, 2004Assignee: Micron Technology, Inc.Inventors: Fawad Ahmed, Jigish D. Trivedi, Suraj J Mathew
-
Patent number: 6794219Abstract: A method for creating a lateral overflow drain, anti-blooming structure in a charge-coupled device, the method includes the steps of providing a substrate of a first conductivity type; providing a layer of silicon dioxide on the substrate; providing a layer of silicon nitride on the silicon dioxide layer; providing a first masking layer on the silicon nitride layer and having an opening in the first masking layer of a dimension which substantially equals a dimension of a subsequently implanted channel stop of the first conductivity type; etching away the exposed silicon nitride within the opening in the first masking layer; implanting ions of the first conductivity type through the first masking layer and into the substrate for creating the channel stop and removing the first masking layer; growing the silicon dioxide layer so that the channel stop is spanned by a thickest field silicon dioxide layer in the etched away portion; patterning a second masking layer having an opening adjacent the channel stop withType: GrantFiled: July 28, 2003Date of Patent: September 21, 2004Assignee: Eastman Kodak CompanyInventors: Eric G. Stevens, Hung Q. Doan
-
Patent number: 6790752Abstract: The present invention is generally directed to various methods of controlling Vss implants on memory devices, and a system for performing same. In one illustrative embodiment, the method comprises forming a plurality of trenches in a semiconducting substrate, measuring at least one physical characteristic of at least one of the trenches and determining at least one parameter of a VSS implant process to be performed on the substrate based upon the measured at least one physical characteristic of at least one trench.Type: GrantFiled: February 5, 2003Date of Patent: September 14, 2004Assignee: Advanced Micro Devices, Inc.Inventor: Matthew A. Purdy
-
Patent number: 6790751Abstract: A plurality of grooves, each having a depth of 10 &mgr;m or more and arranged adjacent to each other, are formed at a predetermined portion of a semiconductor substrate where a passive element is formed. Then, a thermal oxidation treatment is performed to let an oxide film grow from an inside surface of each groove so as to fill an inside space of the groove with a thermal oxide film thus grown and turn an entire portion intervening between adjacent grooves into a thermal oxide layer. Each groove has a width of 1 &mgr;m or less, and a width of a semiconductor material intervening between two adjacent grooves is 81.8% or more with respect to the groove width.Type: GrantFiled: September 30, 2002Date of Patent: September 14, 2004Assignee: DENSO CorporationInventors: Kazuhiro Tsuruta, Nobuaki Kawahara
-
Patent number: 6764904Abstract: A device structure and method for a non-volatile semiconductor device comprises a trenched floating gate and a control gate and further includes a source region, a drain region, a channel region, and an inter-gate dielectric layer. The trenched floating gate is formed in a trench etched into the semiconductor substrate. The trenched floating gate has a top surface which is substantially planar with a top surface of the substrate. The source and drain region have a depth approximately equal to or greater than the depth of the trench and partially extend laterally underneath the bottom of the trench. The inter-gate dielectric layer is formed on the top surface of the trenched floating gate, and the control gate is formed on the inter-gate dielectric layer. In one embodiment, the device structure also includes sidewall dopings that are implanted regions formed in the semiconductor substrate which extend substantially vertically along the length of the trench.Type: GrantFiled: July 31, 2000Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Yowjuang W. Liu, Donald L. Wollesen
-
Patent number: 6746936Abstract: The present invention relates to a method for forming an isolation film for semiconductor devices.Type: GrantFiled: July 18, 2003Date of Patent: June 8, 2004Assignee: Hynix Semiconductor Inc.Inventor: Joon Hyeon Lee
-
Patent number: 6743684Abstract: Methods are discussed for forming a localized halo structure and a retrograde profile in a substrate of a semiconductor device. The method comprises providing a gate structure over the semiconductor substrate, wherein a dopant material is implanted at an angle around the gate structure to form a halo structure in a source/drain region of the substrate and underlying a portion of the gate structure. A trench is formed in the source/drain region of the semiconductor substrate thereby removing at least a portion of the halo structure in the source/drain region. A silicon material layer is then formed in the trench using an epitaxial deposition.Type: GrantFiled: October 11, 2002Date of Patent: June 1, 2004Assignee: Texas Instruments IncorporatedInventor: Kaiping Liu
-
Patent number: 6740955Abstract: A method of forming a trench device isolation structure, wherein, after forming a trench in a predetermined area of a semiconductor substrate, a lower isolation pattern, an upper liner pattern, and an upper isolation pattern are sequentially formed to fill the trench. A lower device isolation layer is formed on an entire surface of the semiconductor substrate, and then etched to form the lower isolation pattern so that a top surface of the lower isolation pattern is lower than a top surface of the semiconductor substrate. An upper liner layer and an upper device isolation layer are formed on the entire surface of the semiconductor substrate including the lower isolation pattern, and then etched to form the upper liner pattern. As a result, the upper liner pattern covers the top surface of the lower isolation pattern and surrounds the bottom and the sidewall of the upper isolation pattern.Type: GrantFiled: May 8, 2003Date of Patent: May 25, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-Jin Hong, Jin-Hwa Heo
-
Patent number: 6737334Abstract: A method for fabricating STI for semiconductor device. The method includes the following steps. A trench is formed on the semiconductor substrate, a liner oxide is formed on the bottom and sidewall of the trench, and then a liner nitride is formed on the liner oxide. The first oxide layer is deposited in the trench by high density plasma chemical vapor deposition. The first oxide layer is spray-etched to a predetermined depth, wherein the recipe of the spray etching solution is HF/H2SO4=0.3˜0.4. A second oxide layer is deposited to fill the trench by high density plasma chemical vapor deposition to form a shallow trench isolation structure.Type: GrantFiled: October 9, 2002Date of Patent: May 18, 2004Assignee: Nanya Technology CorporationInventors: Tzu-En Ho, Chang Rong Wu, Yi-Nan Chen
-
Patent number: 6727157Abstract: In fabricating a shallow trench isolation (STI), a silicon oxide layer, a silicon nitride layer and a moat pattern is sequentially deposited on a silicon substrate. Next, the silicon nitride layer and the silicon oxide layer is etched using the moat pattern as a mask to thereby partially expose the silicon substrate and then the moat pattern is removed. Ion implanting process is performed into the silicon substrate using the silicon nitride layer as a mask, adjusting a dose of an implanted ion and an implant energy, to thereby form an isolation region. And then, the isolation region to form a porous silicon and to form an air gap in the porous silicon is anodized, wherein a porosity of the porous silicon is determined by the dose of the implanted ion. Next, the porous silicon is oxidized through an oxidation process. Finally, the silicon nitride layer is removed.Type: GrantFiled: September 9, 2003Date of Patent: April 27, 2004Assignee: Anam Semiconductor, Inc.Inventor: Young Hun Seo
-
Patent number: 6699775Abstract: A termination structure and reduced mask process for its manufacture for either a FRED device or any power semiconductor device comprises at least two concentric diffusion guard rings and two spaced silicon dioxide rings used in the definition of the two guard rings. A first metal ring overlies and contacts the outermost diffusion. A second metal ring which acts as a field plate contacts the second diffusion and overlaps the outermost oxide ring. A third metal ring, which acts as a field plate, is a continuous portion of the active area top contact and overlaps the second oxide ring. The termination is useful for high voltage (of the order of 1200 volt) devices. The rings are segments of a common aluminum or Palladium contact layer.Type: GrantFiled: August 30, 2002Date of Patent: March 2, 2004Assignee: International Rectifier CorporationInventors: Igor Bol, Iftikhar Ahmed
-
Publication number: 20040029049Abstract: A method for fabricating a Mask ROM with self-aligned coding is described. A plurality of buried bit lines are formed in a substrate, and then a plurality of word lines are formed on the substrate crossing over the buried bit lines with first blocking strips thereon. A plurality of second blocking strips are formed between the word lines and between the first blocking strips, and then the first blocking strips are patterned into an array of blocking bumps, which define a plurality of pre-coding windows with the second blocking strips. A coding mask layer is formed on the substrate with a plurality of coding windows therein exposing selected pre-coding windows, and then a coding implantation is performed to form implanted coding regions in the substrate under the selected pre-coding regions exposed by the coding windows. The coding mask layer is then removed.Type: ApplicationFiled: August 8, 2002Publication date: February 12, 2004Inventors: Chun-Yi Yang, Ta-Hung Yang
-
Patent number: 6667226Abstract: A semiconductor device and a method for constructing a semiconductor device is disclosed. A deep trench isolation structure (108) is formed proximate a surface of a semiconductor substrate (106). A deep trench plug (122) layer is deposited within the deep trench isolation structure (108). A shallow trench isolation structure (130) is formed where the deep trench isolation structure (108) meets the surface of the semiconductor substrate (106). A shallow trench plug layer (133) is deposited within the shallow trench isolation structure (130).Type: GrantFiled: December 14, 2001Date of Patent: December 23, 2003Assignee: Texas Instruments IncorporatedInventors: Angelo Pinto, Ricardo A. Romani, Gregory E. Howard
-
Publication number: 20030224588Abstract: A method for manufacturing a semiconductor device includes: forming a trench in a predetermined layer of a semiconductor substrate; heating the substrate having the trench in a non-oxidizing and non-nitridizing atmosphere containing a dopant or a compound that includes the dopant in order to smooth the surfaces defining the trench and to maintain the dopant concentration in the predetermined layer to be a predetermined concentration before the heating is treated; and forming an epitaxially grown film to fill the trench. The conductivity type of the dopant contained in the non-oxidizing and non-nitridizing atmosphere is the same as that of the dopant initially contained in the predetermined layer.Type: ApplicationFiled: June 2, 2003Publication date: December 4, 2003Inventors: Shoichi Yamauchi, Hitoshi Yamaguchi
-
Patent number: 6653201Abstract: A method for forming an isolation region in a semiconductor device, in which nitrogen ions are injected into a region of an isolation oxide film to form an oxynitride film, thereby preventing formation of a recess at a top edge of the isolation oxide film, which improves the device isolation characteristic. The method includes depositing a pad oxide film and a pad nitride film over a substrate. The pad oxide film, the pad nitride film, and the substrate are selectively removed to form a trench, which is then filled with an isolation oxide film. Nitrogen ions are injected into an entire surface of the pad nitride film, inclusive of the isolation oxide film, to form an oxynitride film in a region of the isolation oxide film. The pad nitride film and the pad oxide film are removed, and a gate oxide film and a polysilicon layer are deposited.Type: GrantFiled: September 20, 2002Date of Patent: November 25, 2003Assignee: Hynix Semiconductor Inc.Inventor: Yi Sun Chung
-
Elimination of narrow device width effects in complementary metal oxide semiconductor (CMOS) devices
Patent number: 6638832Abstract: Neutral conductivity ions, preferably germanium, are implanted through the oxide of a metal oxide semiconductor after isolation formation to provide a nearly constant threshold voltage for transistor operation independent of transistor channel width as device geometries are scaled down in size. The present invention sets forth a method for fabricating a metal oxide semiconductor (MOS) structure that controls threshold voltage Vt in the structure, the method including generating an isolation region of the semiconductor structure on a major surface of a silicon substrate, growing a thin oxide on the major surface of the semiconductor structure, implanting a large diameter neutral conductivity type ion into the major surface of the semiconductor structure through the thin oxide, annealing the semiconductor structure having the neutral conductivity ion implanted therein, and processing the semiconductor structure to create MOS devices having a near constant threshold voltage over a range of device channel widths.Type: GrantFiled: December 21, 2000Date of Patent: October 28, 2003Assignee: BAE Systems Information and Electronic Systems Integration, Inc.Inventors: Frederick T. Brady, Jon Maimon -
Patent number: 6635532Abstract: Disclosed is a method for fabricating a NOR flash memory device where a buried common source line made of an impurity diffusion layer has an even surface or a lower step difference. The method includes forming adjacent isolation layers that define an active region there between within a semiconductor substrate. Then, a floating gate pattern is formed overlying the active region. An inter-gate dielectric film and a control gate film are sequentially formed overlying the floating gate pattern. The control gate film, the inter-gate dielectric film, and the floating gate pattern are sequentially patterned, thereby forming a plurality of word lines extending across the active region. The active region between the adjacent isolation layers and the isolation layers are removed, adjacent to one sidewall of the word lines, thereby forming a common source line region. Next, impurities are implanted into the common source line region, thereby forming a common source line made of an impurity diffusion layer.Type: GrantFiled: March 15, 2002Date of Patent: October 21, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-Heub Song, Woon-Kyung Lee
-
Patent number: 6624025Abstract: A split-gate flash memory cell having improved programming and erasing speed with a tilted trench source, and also a method of forming the same are provided. This is accomplished by forming two floating gates and their respective control gates sharing a common source region. A trench is formed in the source region and the walls are sloped to have a tilt. A source implant is performed at a tilt angle and the trench is lined with a gate oxide layer. Subsequently, a lateral diffusion of the source implant is performed followed by thermal cycling. The lateral enlargement of the diffused source is found to increase the coupling ratio of the split-gate flash memory cell substantially.Type: GrantFiled: August 27, 2001Date of Patent: September 23, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Di Son Kuo, Chrong-Jun Lin, Wen-Ting Chu
-
Patent number: 6620729Abstract: A dual-damascene process for forming an integrated circuit structure is described. The process includes forming a trench in a dielectric substrate, and forming a via mask layer over the dielectric substrate and the trench. An aperture is formed in the via mask layer overlying the trench, thereby exposing a portion of the underlying dielectric substrate. The exposed portion of the dielectric substrate is subjected to an ion beam to damage the exposed dielectric material. The damaged portion of the dielectric substrate is then removed, such as by etching, thereby forming a via cavity below the trench in the dielectric substrate. Generally, the damaged portion of the dielectric substrate etches at a faster rate than do adjacent non-damaged regions. With a faster etch, there is practically no outward spreading of the via cavity as the etch proceeds downward through the dielectric substrate, thereby forming a via cavity wall that is very nearly vertical.Type: GrantFiled: September 14, 2001Date of Patent: September 16, 2003Assignee: LSI Logic CorporationInventor: Charles E. May
-
Patent number: 6605517Abstract: A method for reducing nitride residue from a silicon wafer during semiconductor fabrication. The wafer includes a nitride mask defining active regions and isolation regions wherein the isolation regions are formed by trenches. The method includes providing an optimized oxide deposition process in which a temperature gradient of a CVD chamber is improved by performing the following steps. First, at least one silicon wafer is placed into the chamber on a quartz boat having an increased slot size, preferably at least 6 mm. Second, the quartz boat is centered in approximately a center of the chamber so that the wafer is located in a center section of the chamber to avoid the temperature gradient at the ends of the chamber, such that when oxide gas is injected onto the wafer, an oxide layer having a substantially uniform thickness is formed on the wafer.Type: GrantFiled: May 15, 2002Date of Patent: August 12, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Jayendra D. Bhakta, Krishnashree Achuthan, Angela Hui
-
Patent number: 6599810Abstract: An insulated trench isolation structure is formed by ion implanting impurities proximate to the trench edges for enhancing the oxidation rate and, hence, increasing the thickness of the oxide at the trench edges. Embodiments include ion implanting impurities prior to growing an oxide liner. The resulting thick oxide on the trench edges avoids overlap of a subsequently deposited polysilicon layer and breakdown problems attendant upon a thinned gate oxide at the trench edges.Type: GrantFiled: November 5, 1998Date of Patent: July 29, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Olov Karlsson, Larry Wang, Basab Bandyopadhyay, Effiong Ibok, Christopher F. Lyons
-
Publication number: 20030136985Abstract: A microelectronic structure includes at least one source/drain terminal of a first conductivity type that is partially isolated from a region of semiconductor material of a second conductivity type. In a further aspect of the invention, a process for forming a microelectronic structure, such as a MOSFET, having at least one source/drain terminal of a first conductivity type that is partially isolated from a region of semiconductor material of a second conductivity type includes forming a recess having a surface, forming a dielectric material over a portion of the surface of the recess, and back-filling the recess to from a source/drain terminal.Type: ApplicationFiled: January 16, 2003Publication date: July 24, 2003Inventors: Anand S. Murthy, Robert S. Chau, Patrick Morrow, Robert S. McFadden