Separating Insulating Layer Is Laminate Or Composite Of Plural Insulating Materials Patents (Class 438/624)
-
Patent number: 8282842Abstract: A cleaning method following an opening etching is provided. First, a semiconductor substrate having a dielectric layer is provided. The hard mask layer includes at least a metal layer. The opening etch is then carried out to form at least an opening in the dielectric layer. A nitrogen (N2) treatment process is performed to clean polymer residues having carbon-fluorine (C—F) bonds remained in the opening. Finally, a wet cleaning process is performed.Type: GrantFiled: November 29, 2007Date of Patent: October 9, 2012Assignee: United Microelectronics Corp.Inventors: Chieh-Ju Wang, Jyh-Cherng Yau, Yu-Tsung Lai, Jiunn-Hsiung Liao
-
Publication number: 20120252205Abstract: For simplifying the dual-damascene formation steps of a multilevel Cu interconnect, a formation step of an antireflective film below a photoresist film is omitted. Described specifically, an interlayer insulating film is dry etched with a photoresist film formed thereover as a mask, and interconnect trenches are formed by terminating etching at the surface of a stopper film formed in the interlayer insulating film. The stopper film is made of an SiCN film having a low optical reflectance, thereby causing it to serve as an antireflective film when the photoresist film is exposed.Type: ApplicationFiled: June 15, 2012Publication date: October 4, 2012Inventors: Katsuhiko Hotta, Kyoko Sasahara
-
Patent number: 8273651Abstract: A method for fabricating a wiring structure of a wiring board is provided. First, a substrate including an insulation layer and a film disposed on the insulation layer is provided. Next, an intaglio pattern exposing the insulation layer is formed on an outer surface of the film. The intaglio pattern is formed by removing a portion of the insulation layer and a portion of the film. Next, an activated layer is formed on the outer surface and in the intaglio pattern. The activated layer completely covers the outer surface and all surfaces of the intaglio pattern. Then, the film and the activated layer on the outer surface are removed, and the activated layer in the intaglio pattern is remained. After the film and the activated layer on the outer surface are removed, a conductive material is formed in the intaglio pattern by chemical deposition method.Type: GrantFiled: June 14, 2010Date of Patent: September 25, 2012Assignee: Unimicron Technology Corp.Inventors: Shu-Sheng Chiang, Tsung-Yuan Chen, Wei-Ming Cheng
-
Patent number: 8263997Abstract: The present invention relates to a method of forming an ohmic electrode in a semiconductor light emitting element, comprising: forming a semiconductor layer having a light emitting structure on a substrate, sequentially laminating a bonding layer, a reflective layer and a protective layer on the semiconductor layer, and forming an ohmic electrode by performing a heat treatment process to form ohmic bonding between the semiconductor layer and the bonding layer and to form an oxide film on at least a portion of the protective layer; and a semiconductor light emitting element using the ohmic electrode. According to the present invention, since a reflective layer is formed of Ag, Al and an alloy thereof with excellent light reflectivity, the light availability is enhanced. Further, since contact resistance between a semiconductor layer and a bonding layer is small, it is easy to apply large current for high power.Type: GrantFiled: April 18, 2007Date of Patent: September 11, 2012Assignees: Seoul Opto Device Co., Ltd., Postech FoundationInventor: Jong-Lam Lee
-
Patent number: 8263492Abstract: Methods and apparatus for forming through-vias are presented, for example, a method for forming a via in a portion of a semiconductor wafer comprising a substrate. The method comprises forming a trench surrounding a first part of the substrate such that the first part is separated from a second part of the substrate, forming a hole through the substrate within the first part, and forming a first metal within the hole. The trench extends through the substrate. The first metal extends from a front surface of the substrate to a back surface of the substrate. The via comprises the hole and the first metal.Type: GrantFiled: April 29, 2009Date of Patent: September 11, 2012Assignee: International Business Machines CorporationInventors: John Michael Cotte, Christopher Vincent Jahnes, Bucknell Chapman Webb
-
Patent number: 8242014Abstract: A semiconductor device is manufactured by forming a first reinforcing insulating film and a first sacrificial interlayer. A first trench is formed and then filled with an interconnect covered with a cap metal. First and second sacrificial barrier dielectrics are formed, and the second sacrificial interlayer and the sacrificial barrier dielectric are selectively removed to form a hole exposing the cap metal. A conductive via connects the interconnect by forming a conductor in the hole, and a second cap metal covers the via. The interconnect exposes the via by selectively removing the sacrificial interlayers and dielectric. An insulating film covers the side wall and the upper portion of the interconnect, and the side wall of the conductive via which is connected to the interconnect from the side wall of the interconnect through the side wall of the via. An air-gap is provided in the insulating film.Type: GrantFiled: April 1, 2011Date of Patent: August 14, 2012Assignee: Renesas Electronics CorporationInventor: Tatsuya Usami
-
Patent number: 8227295Abstract: A method of forming integrated circuit (IC) die configured for attachment to another die or a package substrate, and stacked IC devices therefrom. At least one IC die having a top semiconductor surface and a bottom surface and at least one through substrate via (TSV) including a tip protruding beyond the bottom surface to a tip length is provided. The tip has an outer dielectric tip liner, and an electrically conductive portion within the outer dielectric tip liner. A compliant layer is applied to the bottom surface of the IC die. The dielectric tip liner is removed from a distal portion of the tip to expose an electrically conductive tip portion. A solder material is deposited on the exposed distal portion of the tip. The solder material is reflowed and coalesced to form a solder bump on the distal portion of the tip.Type: GrantFiled: April 1, 2009Date of Patent: July 24, 2012Assignee: Texas Instruments IncorporatedInventors: Margaret R. Simmons-Matthews, Donald C. Abbott
-
Patent number: 8211791Abstract: A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer.Type: GrantFiled: March 5, 2003Date of Patent: July 3, 2012Assignee: Megica CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Patent number: 8211790Abstract: A multilayered circuitized substrate including a plurality of dielectric layers each comprised of a p-aramid paper impregnated with a halogen-free, low moisture absorptivity resin including an inorganic filler but not including continuous or semi-continuous fiberglass fibers as part thereof, and a first circuitized layer positioned on a first of the dielectric layers. A method of making this substrate is also provided.Type: GrantFiled: March 2, 2009Date of Patent: July 3, 2012Assignee: Endicott Interconnect Technologies, Inc.Inventors: Robert M. Japp, Voya R. Markovich, Kostas I. Papathomas, Mark D. Poliks
-
Patent number: 8211744Abstract: Provided are methods of forming a nano structure and method of forming a solar cell using the same. The method of forming the nano structure includes: preparing a template; ionizing a surface of the template; forming an oxide layer enclosing the template on the surface of the template; and removing the template.Type: GrantFiled: June 30, 2010Date of Patent: July 3, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Mi Hee Jung, Hogyeong Yun, Mangu Kang, Sanghee Kim, Hunkyun Pak
-
Patent number: 8207059Abstract: A layer of a porous insulating film precursor is formed on or over a substrate, a layer of a specific silicon compound is then formed, this silicon compound layer is pre-cured as necessary, and the porous insulating film precursor is exposed to UV through the silicon compound layer or pre-cured layer.Type: GrantFiled: August 4, 2008Date of Patent: June 26, 2012Assignee: Fujitsu LimitedInventors: Shirou Ozaki, Yoshihiro Nakata, Ei Yano
-
Patent number: 8193642Abstract: This invention provides an interlayer insulating film for a semiconductor device, which has low permittivity, is free from the evolution of gas such as CFx and SiF4 and is stable, and a wiring structure comprising the same. In an interlayer insulating film comprising an insulating film provided on a substrate layer, the interlayer insulating film has an effective permittivity of not more than 3. The wiring structure comprises an interlayer insulating film, a contact hole provided in the interlayer insulating film, and a metal filled into the contact hole. The insulating film comprises a first fluorocarbon film provided on the substrate layer and a second fluorocarbon film provided on the first fluorocarbon film.Type: GrantFiled: June 20, 2006Date of Patent: June 5, 2012Assignees: Tohoku University, Foundation for Advancement of International ScienceInventor: Tadahiro Ohmi
-
Patent number: 8178436Abstract: Interconnect structures having improved adhesion and electromigration performance and methods to fabricate thereof are described. A tensile capping layer is formed on a first conductive layer on a substrate. A compressive capping layer is formed on the tensile capping layer. Next, an interlayer dielectric layer is formed on the compressive capping layer. Further, a first opening is formed in the ILD layer using a first chemistry. A second opening is formed in the tensile capping layer and the compressive capping layer using a second chemistry. Next, a second conductive layer is formed in the first opening and the second opening.Type: GrantFiled: December 21, 2006Date of Patent: May 15, 2012Assignee: Intel CorporationInventors: Sean King, Jason Klaus
-
Patent number: 8178435Abstract: A system and method for forming post passivation inductors, and related structures, is described. High quality electrical components, such as inductors and transformers, are formed on a layer of passivation, or on a thick layer of polymer over a passivation layer.Type: GrantFiled: May 27, 2003Date of Patent: May 15, 2012Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8174125Abstract: A manufacturing method of a semiconductor device comprises: providing a first insulating film whose relative dielectric constant is at most a predetermined value above a substrate; providing a second insulating film whose relative dielectric constant is greater than the predetermined value on a surface of the first insulating film; forming a recess for a wire through the second insulating film and extending into the first insulating film, and also forming a recess for a dummy wire through the second insulating film and extending into the first insulating film spaced from a formed area of the recess for the wire; providing a conductive material inside the recess for the wire and the recess for the dummy wire; and providing a wire inside the recess for the wire and providing a dummy wire inside the recess for the dummy wire by polishing and removing the conductive material.Type: GrantFiled: March 27, 2009Date of Patent: May 8, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Nobuyuki Kurashima, Gaku Minamihaba, Dai Fukushima, Yoshikuni Tateyama, Hiroyuki Yano
-
Patent number: 8158509Abstract: A method of manufacturing a semiconductor device is disclosed which comprises forming a gate structure on a major surface of a semiconductor substrate with a gate insulating film interposed therebetween, forming a first insulating film to cover top and side surfaces of the gate structure and the major surface of the semiconductor substrate, reforming portions of the first insulating film which cover the top surface of the gate structure and the major surface of the semiconductor substrate by an anisotropic plasma process using a gas not containing fluorine, and removing the reformed portions of the first insulating film.Type: GrantFiled: January 4, 2010Date of Patent: April 17, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Mitsuhiro Omura, Nobuaki Yasutake
-
Patent number: 8153518Abstract: In a method for fabricating a metal interconnection of a semiconductor device, a lower interconnection and a lower insulation layer are formed over a semiconductor substrate. An etch stop layer is formed over the lower insulation layer. An upper insulation layer is formed over the etch stop layer. A first via hole is formed to expose the etch stop layer corresponding to the lower interconnection. A second via hole exposing the lower interconnection is formed by a primary etching process that selectively removes the etch stop layer exposed by the first via hole. A chemical cleaning process is performed on the second via hole, wherein polymer is formed over the surface of the lower interconnection during the chemical cleaning process. The polymer is removed from the second via hole by a secondary etching process using vaporized gas.Type: GrantFiled: December 15, 2009Date of Patent: April 10, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Chung-Kyung Jung
-
Patent number: 8143156Abstract: High density semiconductor devices and methods of fabricating the same are disclosed. Spacer fabrication techniques are utilized to form circuit elements having reduced feature sizes, which may be smaller than the smallest lithographically resolvable element size of the process being used. A first set of spacers may be processed to provide planar and parallel sidewalls. A second set of spacers may be formed on planar and parallel sidewalls of the first set of spacers. The second set of spacers serve as a mask to form one or more circuit elements in a layer beneath the second set of spacers. The steps according to embodiments of the invention allow a recursive spacer technique to be used which results in robust, evenly spaced, spacers to be formed and used as masks for the circuit elements.Type: GrantFiled: June 20, 2007Date of Patent: March 27, 2012Assignee: SanDisk Technologies Inc.Inventors: George Matamis, James Kai, Takashi Orimoto, Nima Mokhlesi
-
Patent number: 8138019Abstract: A process of forming a semiconductor integrated circuit that includes the steps of: forming at least a first element having a first pattern of conductive material and including a polymer layer surrounding the conductive material, forming at least a second element having a second pattern of conductive material and including a polymer layer surrounding the conductive material, positioning the first element relative to the second element, and bonding the polymer layer of the first and second elements at a temperature below a melting temperature of the conductive materials of the first and second elements wherein the conductive material of the first element contacts the conductive material of the second element and is maintained in position by the bonded polymer layers.Type: GrantFiled: November 3, 2009Date of Patent: March 20, 2012Assignee: Toyota Motor Engineering & Manufactruing North America, Inc.Inventors: Sang Won Yoon, Alexandros Margomenos
-
Publication number: 20120058637Abstract: A method of manufacturing a semiconductor device, includes: forming a first and second interconnect trenches adjacent to each other in an interlayer insulating film; providing a first interconnect and a space thereon within the first interconnect trench, and a second interconnect and a space thereon within the second interconnect trench; forming a first trench larger in width from the first interconnect trench and a second trench larger in width from the second interconnect trench, by conducting isotropic-etching; and forming a first insulating film within the first trench and a second insulating film within the second trench by filling an insulating material in the first trench and the second trench.Type: ApplicationFiled: August 25, 2011Publication date: March 8, 2012Applicant: Elpida Memory, Inc.Inventor: Toshiyuki HIROTA
-
Patent number: 8129624Abstract: A pressure sensor includes a sense element port, a support ring and a plurality of interference fit slits to provide a flexible interference fit between the sense element port and the support ring to form a substantially flush lap joint. The sensor also includes an electronics board inside the support ring and attached to planar mounting tabs which provide a stable mounting. Gel flow barriers protect electronics board features from unwanted non-conductive gel. Double-ended symmetrical, tapered contact springs provide manufacturing cost savings and contribute to improved alignment of an interface connector of the sensor.Type: GrantFiled: May 27, 2010Date of Patent: March 6, 2012Assignee: Sensata Technologies, Inc.Inventors: Andrew F. Willner, Lauren Snedeker, Brian Wilkie, Gifford Plume, Prasanth Ambady
-
Patent number: 8129265Abstract: A system and method for forming post passivation discrete components, is described. High quality discrete components are formed on a layer of passivation, or on a thick layer of polymer over a passivation layer.Type: GrantFiled: February 18, 2005Date of Patent: March 6, 2012Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8129276Abstract: In sophisticated semiconductor devices, a contact structure may be formed on the basis of a void positioned between closely spaced transistor elements wherein disadvantageous metal migration along the void may be suppressed by sealing the voids after etching a contact opening and prior to filling in the contact metal. Consequently, significant yield losses may be avoided in well-established dual stress liner approaches while, at the same time, superior device performance may be achieved.Type: GrantFiled: January 26, 2010Date of Patent: March 6, 2012Assignee: Globalfoundries Inc.Inventors: Ralf Richter, Kai Frohberg, Holger Schuehrer
-
Patent number: 8120083Abstract: Apparatus and systems may comprise electrode structures that include two or more dissimilar and abutting metal layers on a surface, some of the electrode structures separated by a gap; and a polymer-based ferroelectric layer overlying and directly abutting some of the electrode structures. Methods may comprise actions to form and operate the apparatus and systems. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: July 30, 2010Date of Patent: February 21, 2012Assignee: Micron Technology, Inc.Inventors: Vishnu K. Agarwal, Howard E. Rhodes
-
Patent number: 8110494Abstract: Systems and methods for maximizing the breakdown voltage of a semiconductor device are described. In a multiple floating guard ring design, the spacing between two consecutive sets of floating guard rings may increase with their distance from the main junction while maintaining depletion region overlap, thereby alleviating crowding and optimally spreading the electric field leading to a breakdown voltage that is close to the intrinsic material limit. In another exemplary embodiment, fabrication of floating guard rings simultaneously with the formation of another semiconductor feature allows precise positioning of the first floating guard ring with respect to the edge of a main junction, as well as precise control of floating guard ring widths and spacings. In yet another exemplary embodiment, design of the vertical separation between doped regions of a semiconductor device adjusts the device's gate-to-source breakdown voltage without affecting the device's pinch-off voltage.Type: GrantFiled: August 27, 2009Date of Patent: February 7, 2012Assignee: Northrop Grumman Systems CorporationInventors: John V. Veliadis, Eric Jonathan Stewart, Megan Jean McCoy, Li-shu Chen, Ty Richard McNutt
-
Patent number: 8097534Abstract: On an etching target film formed on a substrate, a three-layer resist is laminated. This three-layer resist includes an organic film and a resist film developed into a resist pattern. Through the resist pattern, the organic film is etched into a mask pattern through which the etching target film will be etched. The organic film is etched with plasma which is obtained by exciting a process gas containing carbon dioxide and hydrogen to the plasma state. This scheme makes it possible to form a high perpendicularity mask pattern in the organic film.Type: GrantFiled: August 8, 2008Date of Patent: January 17, 2012Assignee: Tokyo Electron LimitedInventors: Shuhei Ogawa, Shin Hirotsu
-
Publication number: 20120007257Abstract: A semiconductor device includes: a first insulating film formed on a substrate and having a first interconnect; a second insulating film as a liner film formed on the first insulating film and the first interconnect so as to contact the first insulating film; and a third insulating film formed on the second insulating film so as to contact the second insulating film. The second insulating film includes pores.Type: ApplicationFiled: September 23, 2011Publication date: January 12, 2012Applicant: PANASONIC CORPORATIONInventor: Kotaro NOMURA
-
Patent number: 8084350Abstract: A method for manufacturing a semiconductor device includes can prevent defects of a semiconductor device due to the deterioration of electro migration (EM)/stress migration (SM) properties of the device as a result of metal corrosion and void generation in burying a novolac material. Embodiments can also prevent the generation of fencing in a metal wire structure.Type: GrantFiled: November 29, 2008Date of Patent: December 27, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Eun-Jong Shin
-
Patent number: 8084343Abstract: In order to block hydrogen ions produced when forming an interlayer insulating film by HDP-CVD or the like to thereby suppress an adverse effect of the hydrogen ions on a device, in a semiconductor device including a contact layer, a metal interconnection and an interlayer insulating film on a semiconductor substrate having a gate electrode formed thereon, the interlayer insulating film is formed on the metal interconnection by bias-applied plasma CVD using source gas containing hydrogen atoms, and a silicon oxynitride film is provided in the underlayer of the metal interconnection and the interlayer insulating film.Type: GrantFiled: December 23, 2010Date of Patent: December 27, 2011Assignee: Renesas Electronics CorporationInventors: Tadashi Yamaguchi, Koyu Asai, Mahito Sawada, Kiyoteru Kobayashi, Tatsunori Murata, Satoshi Shimizu
-
Patent number: 8071473Abstract: An object of the present invention is to obtain a favorable etching shape in etching an organic film formed on a substrate. A semiconductor device manufacturing method according to the present invention comprises the steps of: etching with plasma a silicon-containing film and transferring a pattern of a pattern mask stacked on the silicon-containing film onto the silicon-containing film to form a patterned silicon-containing film; removing the pattern mask using plasma to expose the surface of the silicon-containing film; and etching the surface of the organic film through the patterned silicon-containing film by use of oxygen active species in plasma to form a concave portion on the organic film. Thereafter, the silicon-containing film is sputtered to form silicon-containing protection films on the inner wall surfaces of the concave portion. The concave portion is further etched in its depth direction through the patterned silicon-containing film by use of oxygen active species in plasma.Type: GrantFiled: August 13, 2008Date of Patent: December 6, 2011Assignee: Tokyo Electron LimitedInventors: Kazuki Narishige, Koichi Nagakura
-
Patent number: 8072075Abstract: The present invention relates to an integrated-circuit device that has at least one Copper-containing feature in a dielectric layer, and a diffusion-barrier layer stack arranged between the feature and the dielectric layer. The integrated-circuit device of the invention has a diffusion-barrier layer stack, which comprises, in a direction from the Copper-containing feature to the dielectric layer, a CuSiN layer and a SiN layer. This layer combination provides an efficient barrier for suppressing Copper diffusion from the feature into the dielectric layer. Furthermore, a CuSiN/SiN layer sequence provides an improved adhesion between the layers of the diffusion-barrier layer stack and the dielectric layer, and thus improves the electromigration performance of the integrated-circuit device during operation. Therefore, the reliability of device operation and the lifetime of the integrate-circuit device are improved in comparison with prior-art devices.Type: GrantFiled: August 29, 2007Date of Patent: December 6, 2011Inventors: Nicolas Jourdan, Laurant Georges Gosset, Joaquin Torres
-
Patent number: 8062971Abstract: Structures and methods of forming metallization layers on a semiconductor component are disclosed. The method includes etching a metal line trench using a metal line mask, and etching a via trench using a via mask after etching the metal line trench. The via trench is etched only in regions common to both the metal line mask and the via mask.Type: GrantFiled: March 19, 2008Date of Patent: November 22, 2011Assignee: Infineon Technologies AGInventors: Philipp Riess, Erdem Kaltalioglu, Hermann Wendt
-
Publication number: 20110281432Abstract: A line trough and a via cavity are formed within a dielectric layer comprising a fluorosilicate glass (FSG) layer. A fluorine depleted adhesion layer is formed within the line trough and the via cavity either by a plasma treatment that removes fluorine from exposed surfaces of the FSG layer, or by deposition of a substantially fluorine-free dielectric layer. Metal is deposited within the line trough and the via cavity to form a metal line and a metal via. The fluorine depleted adhesion layer provides enhanced adhesion to the metal line compared with prior art structures in which a metal line directly contacts a FSG layer. The enhanced adhesion of metal with an underlying dielectric layer provides higher resistance to delamination for a semiconductor package employing lead-free C4 balls on a metal interconnect structure.Type: ApplicationFiled: July 27, 2011Publication date: November 17, 2011Applicant: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser
-
Patent number: 8053354Abstract: In complex metallization systems of sophisticated semiconductor devices, appropriate stress compensation mechanisms may be implemented in order to reduce undue substrate deformation during the overall manufacturing process. For example, additional dielectric material and/or functional layers of one or more metallization layers may be provided with appropriate internal stress levels so as to maintain substrate warpage at a non-critical level, thereby substantially reducing yield losses in the manufacturing process caused by non-reliable attachment of substrates to substrate holders in process and transport tools.Type: GrantFiled: September 17, 2009Date of Patent: November 8, 2011Assignee: GLOBALFOUNDRIES Inc.Inventors: Matthias Lehr, Frank Koschinsky, Joerg Hohage
-
Patent number: 8048811Abstract: By forming a hardmask layer in combination with one or more cap layers, undue exposure of a sensitive dielectric material to resist stripping etch ambients may be reduced and integrity of the hardmask may also be maintained so that the trench etch process may be performed with a high degree of etch selectivity during the patterning of openings in a metallization layer of a semiconductor device.Type: GrantFiled: January 16, 2009Date of Patent: November 1, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Frank Feustel, Thomas Werner, Juergen Boemmels
-
Patent number: 8043973Abstract: A method of forming IC devices includes providing a substrate and forming a patterned masking layer including at least one masked region having at least one masking layer, and a feature region bounded by the masking layer. Etching forms an etched feature in the substrate, wherein undercutting during the etching forms at least one mask overhang region over a surface portion of the etched feature that is recessed relative to an outer edge of the masking layer. A pullback etch process exclusive of any additional patterning step laterally etches the masking layer. The conditions for the pullback etch retain at least a portion of the masking layer and reduce a length of the mask overhang region by at least 50%, or eliminate the mask overhang region entirely. The etched feature is then filled after the pullback etch process to form a filled etched feature.Type: GrantFiled: May 15, 2009Date of Patent: October 25, 2011Assignee: Texas Instruments IncorporatedInventors: Brian Goodlin, Thomas D Bonifield
-
Patent number: 8030208Abstract: There is described a bonding method for through-silicon-via bonding of a wafer stack in which the wafers are formed with through-silicon-vias and lateral microchannels that are filled with solder. To fill the vias and channels the wafer stack is placed in a soldering chamber and molten solder is drawn through the vias and channels by vacuum. The wafers are held together by layers of adhesive during the assembly of the wafer stack. Means are provided for local reheating of the solder after it has cooled to soften the solder to enable it to be removed from the soldering chamber.Type: GrantFiled: June 2, 2008Date of Patent: October 4, 2011Assignee: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Chi Kuen Vincent Leung, Peng Sun, Xunqing Shi, Chang Hwa Chung
-
Patent number: 8030778Abstract: An integrated circuit structure is provided. The integrated circuit structure includes a dielectric layer, a conductive structure, a low-k dielectric layer and a plug. The conductive structure is disposed in the dielectric layer, having a recess portion. The low-k dielectric layer is disposed on the dielectric layer. The plug is disposed in the low-k dielectric layer and has a protruding bonding portion on the bottom of the plug. The bonding portion is extended into the dielectric layer and connected to the recess portion of the conductive structure.Type: GrantFiled: July 6, 2007Date of Patent: October 4, 2011Assignee: United Microelectronics Corp.Inventor: Ping-Chang Wu
-
Patent number: 8026165Abstract: A process for producing at least one air gap in a microstructure, including supplying a microstructure having at least one gap filled with a sacrificial material that decomposes starting from a temperature ?1, this gap being delimited over at least one part of its surface by a non-porous membrane, composed of a material that forms a matrix and of a pore-forming agent that decomposes at a temperature ?2<?1 by at least 20° C. and that is dispersed in this matrix, then treating the microstructure at a temperature ??2 but <?1 in order to selectively decompose the pore-forming agent, then treating the microstructure at a temperature ??1 in order to decompose the sacrificial material.Type: GrantFiled: May 1, 2009Date of Patent: September 27, 2011Assignee: Commissariat a l'Energie AtomiqueInventor: Aziz Zenasni
-
Patent number: 8026166Abstract: Interconnect structures comprising capping layers with low dielectric constants and good oxygen barrier properties and methods of making the same are provided. In one embodiment, the integrated circuit structure comprises: an interlevel dielectric layer disposed above a semiconductor substrate; a conductive interconnect embedded in the interlevel dielectric layer; a first capping layer comprising SiwCxNyHz disposed upon the conductive interconnect; a second capping layer comprising SiaCbNcHd (has less N) having a dielectric constant less than about 4 disposed upon the first capping layer; and a third capping layer comprising SiwCxNyHz disposed upon the second capping layer, wherein a+b+c+d=1.0 and a, b, c, and d are each greater than 0 and less than 1, and wherein w+x+y+z=1.0 and w, x, y, and z are each greater than 0 and less than 1.Type: GrantFiled: August 12, 2008Date of Patent: September 27, 2011Assignees: International Business Machines Corporation, Samsung Electronics Co., Ltd., Chartered Semiconductor Manufacturing Ltd.Inventors: Griselda Bonilla, Tien Cheng, Lawrence A. Clevenger, Stephan Grunow, Chao-Kun Hu, Roger A. Quon, Zhiguo Sun, Wei-tsui Tseng, Yiheng Xu, Yun Wang, Hyeok-sang Oh
-
Patent number: 8021975Abstract: A plasma processing method for forming a film on a substrate using a gas processed by a plasma. The plasma processing method for forming a film includes the steps of forming a CF film on the substrate by using a CaFb gas (here, a is a counting number, and b is a counting number which satisfies an equation of “b=2×a?2”), processing the CF film with the gas processed by the plasma, and forming an insulating film on the CF film processed by using an insulating material processed with the plasma.Type: GrantFiled: December 28, 2007Date of Patent: September 20, 2011Assignee: Tokyo Electron LimitedInventors: Kotaro Miyatani, Kohei Kawamura, Toshihisa Nozawa, Takaaki Matsuoka
-
Patent number: 8017522Abstract: A mechanically robust semiconductor structure with improved adhesion strength between a low-k dielectric layer and a dielectric-containing substrate is provided. In particular, the present invention provides a structure that includes a dielectric-containing substrate having an upper region including a treated surface layer which is chemically and physically different from the substrate; and a low-k dielectric material located on a the treated surface layer of the substrate. The treated surface layer and the low-k dielectric material form an interface that has an adhesion strength that is greater than 60% of the cohesive strength of the weaker material on either side of the interface. The treated surface is formed by treating the surface of the substrate with at least one of actinic radiation, a plasma and e-beam radiation prior to forming of the substrate the low-k dielectric material.Type: GrantFiled: January 24, 2007Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Qinghuang Lin, Terry A. Spooner, Darshan D. Gandhi, Christy S. Tyberg
-
Patent number: 8012864Abstract: A semiconductor device includes: a semiconductor substrate including a first face and a second face on a side opposite to the first face; an external connection terminal formed on the first face of the semiconductor substrate; a first electrode formed on the first face of the semiconductor substrate and electrically connected to the external connection terminal; an electronic element formed on or above the second face of the semiconductor substrate; a second electrode electrically connected to the electronic element and having a top face and a rear face; a groove portion formed on the second face of the semiconductor substrate and having a bottom face including at least part of the rear face of the second electrode; and a conductive portion formed in the groove portion and electrically connected to the rear face of the second electrode.Type: GrantFiled: September 25, 2008Date of Patent: September 6, 2011Assignee: Seiko Epson CorporationInventors: Haruki Ito, Nobuaki Hashimoto
-
Patent number: 8012871Abstract: A semiconductor device and a manufacturing method thereof are provided for the improvement of the reliability of copper damascene wiring in which a film between wiring layers and a film between via layers are comprised of an SiOC film with low dielectric constant. A film between wiring layers, a film between wiring layers, and a film between via layers are respectively comprised of an SiOC film, and stopper insulating films and a cap insulating film are comprised of a laminated film of an SiCN film A and an SiC film B. By doing so, it becomes possible to reduce the leakage current of the film between wiring layers, the film between wiring layers, and the film between via layers, and also possible to improve the adhesion of the film between wiring layers, the film between wiring layers, and the film between via layers to the stopper insulating films and the cap insulating film.Type: GrantFiled: April 30, 2010Date of Patent: September 6, 2011Assignee: Renesas Electronics CorporationInventors: Kazutoshi Ohmori, Tsuyoshi Tamaru, Naohumi Ohashi, Kiyohiko Sato, Hiroyuki Maruyama
-
Publication number: 20110207316Abstract: Void boundary structures, semiconductor devices having the void boundary structures, and methods of forming the same are provided. The structures, semiconductor devices and methods present a way for reducing parasitic capacitance between interconnections by forming a void between the interconnections. The interconnections may be formed on a semiconductor substrate. An upper width of each of the interconnections may be wider than a lower width thereof. A molding layer encompassing the interconnections may be formed. A void boundary layer covering the molding layer may be formed to define the void between the interconnections.Type: ApplicationFiled: May 2, 2011Publication date: August 25, 2011Inventors: Cheong-Sik Yu, Kyung-Tae Lee
-
Patent number: 8003516Abstract: Methods for forming voids in BEOL interconnect structures and BEOL interconnect structures. The methods include forming a temporary feature on a top surface of a first dielectric layer and depositing a second dielectric layer on the top surface of the first dielectric layer. The temporary feature is removed from the second dielectric layer to define a void in the second dielectric layer that is laterally adjacent to a conductive feature in the second dielectric layer. The void operates to reduce the effective dielectric constant of the second dielectric layer, which reduces parasitic capacitance between the conductive feature and other conductors in the BEOL interconnect structure.Type: GrantFiled: August 26, 2009Date of Patent: August 23, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak, Jed H. Rankin
-
Patent number: 8003549Abstract: A nitrogen-free anti-reflective layer for use in semiconductor photolithography is fabricated in a chemical vapor deposition process, optionally plasma-enhanced, using a gaseous mixture of carbon, silicon, and oxygen sources. By varying the process parameters, a substantially hermetic layer with acceptable values of the refractive index n and extinction coefficient k can be obtained. The nitrogen-free moisture barrier anti-reflective layer produced by this technique improves plasma etch of features such as vias in subsequent processing steps.Type: GrantFiled: November 20, 2009Date of Patent: August 23, 2011Assignee: Novellus Systems, Inc.Inventors: Ming Li, Bart Van Schravendijk, Tom Mountsier, Chiu Chi, Kevin Ilcisin, Julian Hsieh
-
Patent number: 8004087Abstract: A multilayered wiring is formed in a prescribed area in an insulating film that is formed on a semiconductor substrate. Dual damascene wiring that is positioned on at least one layer of the multilayered wiring is composed of an alloy having copper as a principal component. The concentration of at least one metallic element contained in the alloy as an added component in vias of the dual damascene wiring is determined according to the differences in the width of the wiring of an upper layer where the vias are connected. Specifically, a larger wiring width in the upper layer corresponds to a higher concentration of at least one metallic element within the connected vias. Accordingly, increases in the resistance of the wiring are minimized, the incidence of stress-induced voids is reduced, and reliability can be improved.Type: GrantFiled: August 12, 2005Date of Patent: August 23, 2011Assignee: NEC CorporationInventors: Mari Amano, Munehiro Tada, Naoya Furutake, Yoshihiro Hayashi
-
Patent number: 8003513Abstract: A multilayer circuit includes a dielectric base substrate, conductors formed on the base substrate and a vacuum deposited dielectric thin film formed over the conductors and the base substrate. The vacuum deposited dielectric thin film is patterned using sacrificial structures formed by electroplating techniques. Substrates formed in this manner enable significant increases in circuit pattern miniaturization, circuit pattern reliability, interconnect density and significant reduction of over-all substrate thickness.Type: GrantFiled: March 22, 2005Date of Patent: August 23, 2011Assignee: Medtronic Minimed, Inc.Inventors: Rajiv Shah, Shaun Pendo
-
Patent number: 8004077Abstract: A semiconductor device comprising: a substrate; a terminal on the substrate's first surface; a first electrode on the first surface connected to the terminal; an electronic element on the substrate's second surface; a second electrode connected to the electronic element; a groove on the second surface leading to the second electrode; a conductive portion inside the grove connected to the second electrode's rear face; a first wiring on the first surface connected to the first electrode; a second wiring connecting the first wiring and the terminal; a stress-absorbing layer between the substrate and terminal; a land connecting the first wiring and the second wiring, the land opening a part of the stress-absorbing layer and exposing the first wiring, the land being in a region surrounded by terminals, and the land being along a straight line connecting the centers of diagonal terminals, with the region between the terminals.Type: GrantFiled: November 17, 2010Date of Patent: August 23, 2011Assignee: Seiko Epson CorporationInventors: Haruki Ito, Nobuaki Hashimoto