Simultaneously By Chemical And Mechanical Means Patents (Class 438/633)
-
Patent number: 8900989Abstract: The present disclosure provides a method for forming a semiconductor device. The method includes forming first conductive layer structures in a first dielectric layer on a substrate; forming a patterned photoresist layer having portions that are each disposed over a respective one of the first conductive layer structures; forming an energy removable film (ERF) on the sidewalls of each of the portions; forming a second dielectric layer over the ERFs, the portions of the patterned photoresist layer, and the first dielectric layer; removing the portions to leave behind a plurality of openings; filling a conductive material in the openings, the conductive material defining second conductive layer structures; forming a ceiling layer over the second conductive layer structures, the ERFs, and the second dielectric layer; and applying energy to the ERFs to partially remove the ERFs on the sidewalls of the portions thereby forming air gaps.Type: GrantFiled: March 6, 2013Date of Patent: December 2, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Hsiung Tsai, Chung-Ju Lee
-
Patent number: 8883631Abstract: One illustrative method disclosed herein includes forming at least one layer of insulating material above a conductive structure, forming a patterned hard mask comprised of metal above the layer of insulating material, performing at least one etching process to define a cavity in the layer of insulating material, forming a layer of sacrificial material so as to overfill the cavity, performing at least one planarization process to remove a portion of the layer of sacrificial material and the patterned hard mask while leaving a remaining portion of the layer of sacrificial material within the cavity, and removing the remaining portion of the layer of sacrificial material positioned within the cavity.Type: GrantFiled: May 30, 2013Date of Patent: November 11, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Kunaljeet Tanwar, Xunyuan Zhang, Xiuyu Cai
-
Patent number: 8865013Abstract: A method for chemical mechanical polishing of a substrate comprising tungsten using a nonselective chemical mechanical polishing composition.Type: GrantFiled: August 15, 2011Date of Patent: October 21, 2014Assignee: Rohm and Haas Electronic Materials CMP Holdings, Inc.Inventors: Yi Guo, Jerry Lee, Raymond L. Lavoie, Jr., Guangyun Zhang
-
Patent number: 8859418Abstract: Disclosed herein are various methods of forming conductive structures, such as conductive lines and vias, using a dual metal hard mask integration technique. In one example, the method includes forming a first layer of insulating material, forming a first patterned metal hard mask layer above the first layer of insulating material, forming a second patterned metal hard mask layer above the first patterned metal hard mask layer, performing at least one etching process through both of the second patterned metal hard mask layer and the first patterned metal hard mask layer to define a trench in the first layer of insulating material and forming a conductive structure in the trench.Type: GrantFiled: January 11, 2012Date of Patent: October 14, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Torsten Huisinga, Jens Hahn, Kai Frohberg
-
Patent number: 8821750Abstract: The present invention relates to a metal polishing slurry containing abrasive grains, a metal-oxide-dissolving agent, and water, wherein the abrasive grains contain two or more abrasive grain species different from each other in average secondary particle diameter. Using the metal polishing slurry of the present invention, a metal polishing slurry can be obtained which gives a large polishing rate of an interlayer dielectric layer, and is high in the flatness of the polished surface. This metal polishing slurry can provide suitable method for a semiconductor device which is excellent in being made finer and thinner and in dimension precision and in electric characteristics, is high in reliability, and can attain a decrease in costs.Type: GrantFiled: February 22, 2008Date of Patent: September 2, 2014Assignee: Hitachi Chemical Co., Ltd.Inventors: Jin Amanokura, Takafumi Sakurada, Sou Anzai, Takashi Shinoda, Shigeru Nobe
-
Patent number: 8802568Abstract: In a method for manufacturing a chemical sensor with multiple sensor cells, a substrate is provided and an expansion inhibitor is applied to the substrate for preventing a sensitive material to be applied to an area on the substrate for building a sensitive film of a sensor cell to expand from said area. The sensitive material is provided and the sensitive film is built by contactless dispensing the sensitive material to said area.Type: GrantFiled: September 27, 2012Date of Patent: August 12, 2014Assignee: Sensirion AGInventors: Felix Mayer, Markus Graf, Lukas Burgi
-
Patent number: 8802561Abstract: Techniques disclosed herein prevent wire flaking (collapse). One aspect is an improved way of forming wires over trenches, which may be located in a hookup region of a 3D memory array, and may be used to form electrical connections between conductive lines in the memory array and drivers. The trenches are formed between CMP dummy structures. The trenches are partially filled with a flowable oxide film, which leaves a gap in the trench that is at least as wide as the total pitch of the wires to be formed. A capping layer is formed over the flowable film. After forming a conductive layer over the dielectric layer, the conductive layer is etched to form conductive wires. Some of the capping layer, as well as the CMP dummy structures may be removed. Thus, the conductive wires may be at least temporarily supported by lines of material formed from the capping layer.Type: GrantFiled: April 12, 2013Date of Patent: August 12, 2014Assignee: SanDisk 3D LLCInventors: Chao Feng Yeh, Hiroaki Iuchi, Hitomi Fujimoto, Hisayuki Nozawa
-
Publication number: 20140217598Abstract: According to one embodiment, a semiconductor memory device includes a plurality of interconnects of an nth layer, a plurality of interconnects of a (n+1)th layer, a plurality of stacked films of the nth layer, each of the plurality of stacked films of the nth layer including a memory element, an inter-layer insulating film of the nth layer, a plurality of interconnects of a (n+2)th layer, a plurality of stacked films of the (n+1)th layer, each of the plurality of stacked films of the (n+1)th layer including a memory element, and an inter-layer insulating film of the (n+1)th layer. The inter-layer insulating film of the (n+1)th layer is provided also at a side surface of an end portion in the first direction of the interconnects of the nth layer.Type: ApplicationFiled: July 23, 2013Publication date: August 7, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Kotaro NODA
-
Patent number: 8778793Abstract: A barrier insulating film is constituted from a first SiCN film formed with a tetramethylsilane gas flow rate lower than usual, a second SiCN film formed over the first SiCN film and formed with a usual tetramethylsilane gas flow rate, and a SiCO film formed over the second SiCN film.Type: GrantFiled: February 9, 2012Date of Patent: July 15, 2014Assignee: Renesas Electronics CorporationInventors: Takahisa Furuhashi, Naohito Suzumura
-
Patent number: 8772154Abstract: Embodiments of a method for fabricating integrated circuits are provided, as are embodiments of an integrated circuit. In one embodiment, the method includes the steps of depositing an interlayer dielectric (“ILD”) layer over a semiconductor device, depositing a barrier polish stop layer over the ILD layer, and patterning at least the barrier polish stop layer and the ILD layer to create a plurality of etch features therein. Copper is plated over the barrier polish stop layer and into the plurality of etch features to produce a copper overburden overlying the barrier polish stop layer and a plurality of conductive interconnect features in the ILD layer and barrier polish stop layer. The integrated circuit is polished to remove the copper overburden and expose the barrier polish stop layer.Type: GrantFiled: June 17, 2011Date of Patent: July 8, 2014Assignee: GlobalFoundries, Inc.Inventors: Egon Ronny Pfützner, Carsten Peters, Jens Heinrich
-
Patent number: 8759207Abstract: One or more embodiments relate to a method of forming a semiconductor structure, comprising: providing a workpiece; forming a barrier layer over the workpiece; forming a seed layer over the barrier layer; forming an inhibitor layer over the seed layer; removing a portion of said inhibitor layer to expose a portion of the seed layer; and selectively depositing a fill layer on the exposed seed layer.Type: GrantFiled: November 8, 2012Date of Patent: June 24, 2014Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Mathias Vaupel, Rainer Steiner, Werner Robl, Jens Pohl, Joem Plagmann, Gottfried Beer
-
Patent number: 8753977Abstract: A method for manufacturing a semiconductor device includes dry etching an interlayer insulating layer provided on a foundation layer by using a mask having a plurality of first openings and a plurality of second openings arranged more closely than the first openings to form simultaneously a first hole reaching the foundation layer under each of the first openings and a second hole reaching the foundation layer under the second openings. The first hole reaches the foundation layer without contacting any other first holes. After starting of the dry etching, a plurality of holes are formed under each of the plurality of second openings, and with the progress of the dry etching, the plurality of holes are connected with each other at least at their upper parts including their open ends to form the second hole having an opening area larger than an opening area of the first hole.Type: GrantFiled: November 19, 2013Date of Patent: June 17, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Kenichi Ide
-
Patent number: 8753974Abstract: Structures and methods for the dissipation of charge build-up during the formation of cavities in semiconductor substrates.Type: GrantFiled: June 20, 2007Date of Patent: June 17, 2014Assignee: Micron Technology, Inc.Inventors: Brian Griffin, Russ Benson
-
Patent number: 8753980Abstract: A method of performing rapid thermal annealing on a substrate including heating the substrate to a first temperature in a rapid thermal annealing system having a front-side heating source and a backside heating source. The method further includes raising the temperature of the substrate from the first temperature to a second temperature greater than the first temperature. The backside heating source provides a greater amount of heat than the front-side heating source during the raising of the temperature of the substrate.Type: GrantFiled: January 30, 2013Date of Patent: June 17, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun Hsiung Tsai, Chii-Ming Wu, Da-Wen Lin
-
Patent number: 8748248Abstract: A semiconductor device including contact holes and method for forming the same are provided. A dual-stress liner is formed on a substrate. A first, second and third dielectric layers are then formed over the dual-stress liner. The second dielectric layer has a top surface leveling with that of an overlapping portion of the dual-stress liner. The third dielectric layer is etched to form first openings to have the etching stop at the second dielectric layer and at the upper stress liner of the overlapping portion. The second dielectric layer, the first dielectric layer and the upper stress liner are etched along the first openings to form second openings having the etching stop at the lower stress liner of the overlapping portion and the dual-stress liner in other regions. The stress liners are etched to form contact holes.Type: GrantFiled: March 15, 2013Date of Patent: June 10, 2014Assignee: Semiconductor Manufacturing Internatonal Corp.Inventors: Xinpeng Wang, Yi Huang
-
Patent number: 8748198Abstract: A focus through a projection lens is corrected to prevent the occurrence of a dimensional error in a pattern due to defocusing. At least one automatic focus correction mark is formed over each of chip patterns formed in a reticle used for exposure. Using one of the automatic focus correction marks located in the center portion of an actual device region, automatic correction of the focus of exposure light is performed. In this manner, a variation in the focus of the exposure light through the center portion of the projection lens, which is more likely to reach a high temperature than an end portion of the projection lens, is detected and corrected.Type: GrantFiled: June 15, 2012Date of Patent: June 10, 2014Assignee: Renesas Electronics CorporationInventors: Naoyuki Teramoto, Megumu Fukazawa, Masayuki Kumashiro, Kiyoshi Kawagashira
-
Patent number: 8722539Abstract: A semiconductor electroplating process deposits copper into the through silicon via hole to completely fill the through silicon via in a substantially void free is disclosed. The through silicon via may be more than about 3 micrometers in diameter and more that about 20 micrometers deep. High copper concentration and low acidity electroplating solution is used for deposition copper into the through silicon vias.Type: GrantFiled: October 11, 2011Date of Patent: May 13, 2014Assignee: Novellus Systems, Inc.Inventors: Jonathan D. Reid, Katie Qun Wang, Mark J. Willey
-
Patent number: 8703605Abstract: A method for forming a contact opening, such as a via hole, is provided. In the method, a sacrificial layer is deposited over a damascene feature prior to exposing a conductor formed in a substrate at a bottom of the opening. The sacrificial layer is provided to prevent damage or contamination of materials used. Even after the conductor has been exposed once or more times, the sacrificial layer can be deposited over the damascene feature to protect it from further damage or contamination by a subsequent process that will further expose the conductor at the contact opening bottom. The exposing step may form a recess in the conductor. By further forming a trench feature over the contact opening, a dual damascene feature can be fabricated.Type: GrantFiled: July 7, 2010Date of Patent: April 22, 2014Inventor: Byung Chun Yang
-
Patent number: 8703612Abstract: A method includes forming an etch stop layer over and contacting a gate electrode of a transistor, forming a sacrificial layer over the etch stop layer, and etching the sacrificial layer, the etch stop layer, and an inter-layer dielectric layer to form an opening. The opening is then filled with a metallic material. The sacrificial layer and excess portions of the metallic material over a top surface of the etch stop layer are removed using a removal step including a CMP process. The remaining portion of the metallic material forms a contact plug.Type: GrantFiled: September 8, 2011Date of Patent: April 22, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shich-Chang Suen, Liang-Guang Chen, He Hui Peng, Wne-Pin Peng, Shwang-Ming Jeng
-
Patent number: 8673768Abstract: A fabrication method for improving surface planarity after tungsten chemical mechanical polishing (W-CMP) is disclosed. The method forms contact holes and dummy patterns by performing two respective photolithography-and-etching processes to ensure that the dummy patterns have a depth smaller than that of the contact holes. Then the method fills tungsten into the contact holes and dummy patterns and removes the redundant tungsten by a W-CMP process. With such a method, difference of wiring density between areas can be reduced by the dummy patterns, and hence a better surface planarity of the contact hole layer can be achieved. Besides, as the dummy patterns are formed in a pre-metal dielectric layer and their depth is well controlled, tungsten filled in the dummy patterns will not contact with the device area below the pre-metal dielectric layer, and thus will not affect the performance of the device.Type: GrantFiled: December 28, 2012Date of Patent: March 18, 2014Assignee: Shanghai Huali Microelectronics CorporationInventors: Jingxun Fang, Chuanmin Zhang, Wei Zuo, Xiaogang Tong, Zhe Wang, Lei Deng, Jing Wen
-
Patent number: 8669180Abstract: A method for forming semiconductor devices using damascene techniques provides self-aligned conductive lines that have an end-to-end spacing less than 60 nm without shorting. The method includes using at least one sacrificial hardmask layer to produce a mandrel and forming a void in the mandrel. The sacrificial hardmask layers are formed over a base material which is advantageously an insulating material. Another hardmask layer is also disposed over the base material and under the mandrel in some embodiments. Spacer material is formed alongside the mandrel and filling the void. The spacer material serves as a mask and at least one etching procedure is carried out to translate the pattern of the spacer material into the base material. The patterned base material includes trenches and raised portions. Conductive features are formed in the trenches using damascene techniques.Type: GrantFiled: November 26, 2012Date of Patent: March 11, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Ying Lee, Jyu-Horng Shieh
-
Patent number: 8617979Abstract: According to one embodiment, a method can include dry etching an interlayer insulating layer provided on a foundation layer by using a mask having a plurality of first openings and a plurality of second openings arranged more closely than the first openings to form simultaneously a first hole reaching the foundation layer under each of the first openings and a second hole reaching the foundation layer under the second openings. The first hole reaches the foundation layer without contacting any other first holes. After starting of the dry etching, a plurality of holes are formed under each of the plurality of second openings, and with the progress of the dry etching, the plurality of holes are connected with each other at least at their upper parts including their open ends to form the second hole having an opening area larger than an opening area of the first hole.Type: GrantFiled: September 15, 2011Date of Patent: December 31, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Kenichi Ide
-
Patent number: 8592297Abstract: A wafer including a substrate, a dielectric layer over the substrate, and a conductive layer over the dielectric layer is disclosed. The substrate has a main portion. A periphery of the dielectric layer and the periphery of the main portion of the substrate are separated by a first distance. A periphery of the conductive layer and the periphery of the main portion of the substrate are separated by a second distance. The second distance ranges from about a value that is 0.5% of a diameter of the substrate less than the first distance to about a value that is 0.5% of the diameter greater than the first distance.Type: GrantFiled: December 16, 2011Date of Patent: November 26, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tung-Ti Yeh, Wu-Chang Lin, Chung-Yi Huang, Ya Wen Wu, Hui-Mei Jao, Ting-Chun Wang, Chia-Hung Chung
-
Patent number: 8575022Abstract: A structure and method for fabricating the structure that provides a metal wire having a first height at an upper surface. An insulating material surrounding said metal wire is etched to a second height below said first height of said upper surface. The metal wire from said upper surface, after etching said insulating material, is planarized to remove sufficient material from a lateral edge portion of said metal wire such that a height of said lateral edge portion is equivalent to said second height of said insulating material surrounding said metal wire.Type: GrantFiled: November 28, 2011Date of Patent: November 5, 2013Assignee: International Business Machines CorporationInventors: Gregory S. Chrisman, Edward C. Cooney, III, Jeffrey P. Gambino, Zhong-Xiang He, Thomas L. McDevitt, Eva A. Shah
-
Patent number: 8551878Abstract: A metal interconnection method of a semiconductor device includes forming a copper layer on a semiconductor substrate and planarizing the copper layer. Two thermal treatments are performed at different temperatures between formation of the copper layer and planarization of the copper layer.Type: GrantFiled: June 30, 2010Date of Patent: October 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Park Sun-E, Park Younghoon, Han Joocheol, Chung Jinkuk, Kang Kiho, Ahn Yu Jin
-
Patent number: 8551886Abstract: A method for semiconductor processing is provided wherein a workpiece having an underlying body and a plurality of features extending therefrom, is provided. A first set of the plurality of features extend from the underlying body to a first plane, and a second set of the plurality features extend from the underlying body to a second plane. A protection layer overlies each of the plurality of features and an isolation layer overlies the underlying body and protection layer, wherein the isolation has a non-uniform first oxide density associated therewith. The isolation layer anisotropically etched based on a predetermined pattern, and then isotropically etched, wherein a second oxide density of the isolation layer is substantially uniform across the workpiece. The predetermined pattern is based, at least in part, on a desired oxide density, a location and extension of the plurality of features to the first and second planes.Type: GrantFiled: April 9, 2008Date of Patent: October 8, 2013Assignee: Texas Instruments IncorporatedInventors: Kyle P. Hunt, Leila Elvira Noriega, Billy Alan Wofford, Asadd M. Hosein, Binghua Hu, Xinfen Chen
-
Patent number: 8518825Abstract: The present invention relates to manufacturing technology of damascene copper interconnection in the semiconductor manufacturing field, and especially relates to a method to manufacture by trench-first copper interconnection. The method to manufacture trench-first copper interconnection forms metal trench and VIA hole structures in the photoresist which can form a hard mask through exposure and development processes, and then forms metal interconnection lines via etching metal trench and VIA hole in one etch process. The above method replaces the existing.Type: GrantFiled: December 24, 2012Date of Patent: August 27, 2013Assignee: Shanghai Huali Microelectronics CorporationInventor: Zhibiao Mao
-
Patent number: 8513815Abstract: A method and structures are provided for implementing an integrated circuit with an enhanced wiring structure of mixed double density and high performance wires in a common plane. A wiring structure includes a first wire having a first plane and a first via to a second wire in a second plane having a second via and a third wire having the first plane with height equal to the first wire and the first via, and a third via having a height equal to the second wire and the second via.Type: GrantFiled: July 21, 2011Date of Patent: August 20, 2013Assignee: International Business Machines CorporationInventors: Anthony G. Aipperspach, Todd A. Christensen, John E. Sheets, II
-
Patent number: 8491807Abstract: An abrasive liquid for a metal comprising (1) an oxidizing agent for a metal, (2) a dissolving agent for an oxidized metal, (3) a first protecting film-forming agent such as an amino acid or an azole which adsorbs physically on the surface of the metal and/or forms a chemical bond, to thereby form a protecting film, (4) a second protecting film-forming agent such as polyacrylic acid, polyamido acid or a salt thereof which assists the first protecting film-forming agent in forming a protecting film and (5) water; and a method for polishing.Type: GrantFiled: August 26, 2011Date of Patent: July 23, 2013Assignees: Hitachi Chemical Company, Ltd., Hitachi, Ltd.Inventors: Takeshi Uchida, Jun Matsuzawa, Tetsuya Hoshino, Yasuo Kamigata, Hiroki Terazaki, Yoshio Honma, Seiichi Kondoh
-
Publication number: 20130178057Abstract: Disclosed herein are various methods of forming conductive structures, such as conductive lines and vias, using a dual metal hard mask integration technique. In one example, the method includes forming a first layer of insulating material, forming a first patterned metal hard mask layer above the first layer of insulating material, forming a second patterned metal hard mask layer above the first patterned metal hard mask layer, performing at least one etching process through both of the second patterned metal hard mask layer and the first patterned metal hard mask layer to define a trench in the first layer of insulating material and forming a conductive structure in the trench.Type: ApplicationFiled: January 11, 2012Publication date: July 11, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Torsten Huisinga, Jens Hahn, Kai Frohberg
-
Patent number: 8481342Abstract: A method for manufacturing a semiconductor device, includes: a step of etching a Si (111) substrate along a (111) plane of the Si (111) substrate to separate a Si (111) thin-film device having a separated surface along the (111) plane.Type: GrantFiled: March 24, 2010Date of Patent: July 9, 2013Assignee: Oki Data CorporationInventors: Mitsuhiko Ogihara, Tomohiko Sagimori, Takahito Suzuki, Masataka Muto
-
Patent number: 8461042Abstract: Manufacturing an electrode assembly comprising forming an intermediate assembly comprising a carrier member having one or more electrode contacts embedded therein, the surface of the electrode contacts having a layer of carrier member material thereon; removing the layer of carrier member from the surface of the one or more electrode contacts, wherein a residual amount of the carrier member material remains on the surface of at least one of the electrode contacts; and substantially removing the residual carrier member material from the surface of the at least one electrode contact so as to increase the effective surface area of the at least one electrode contact.Type: GrantFiled: December 1, 2009Date of Patent: June 11, 2013Assignee: Cochlear LimitedInventors: Fysh Dadd, Mirela Pufulescu, Kostas Tsampazis, Mile Brkljaca, Edmond Capcelea, Jane Rapsey
-
Patent number: 8420529Abstract: A copper wiring material surface protective liquid for production of a semiconductor device is provided, containing an oxyalkylene adduct of an acetylenediol containing an acetylenediol having an oxyalkylene having 2 or 3 carbon atoms added thereto. A method for producing a semiconductor circuit device is provided, containing: forming an insulating film and/or a diffusion preventing film on a silicon substrate; then forming a copper film by a sputtering method; then forming a copper wiring containing 80% by mass or more of copper thereon by a plating method; and flattening the wiring by a chemical mechanical polishing (CMP) method, thereby providing a semiconductor substrate containing a copper wiring, the semiconductor substrate having an exposed surface of a copper wiring material being treated by making in contact with the copper wiring material surface protective liquid.Type: GrantFiled: September 2, 2009Date of Patent: April 16, 2013Assignee: Mitsubishi Gas Chemical Company, Inc.Inventors: Kenji Yamada, Kenji Shimada, Hiroshi Matsunaga
-
Patent number: 8367547Abstract: The method comprises affixing a thin sheet of crystal (8) onto metal (6) of same type as the sheet but amorphous or of small grain size, deposited in trenches of a substrate (1) to form interconnect lines for example. Annealing progressively imposes the crystalline structure of the sheet onto the lines. When the crystal (8) is removed, highly conductive crystalline lines are obtained since the grains thereof have been greatly enlarged.Type: GrantFiled: July 1, 2010Date of Patent: February 5, 2013Assignee: Commissariat a l'energie atomique et aux energies alternativesInventors: Cyril Cayron, Sylvain Maitrejean
-
Patent number: 8357575Abstract: In a replacement gate approach, the sacrificial gate material is exposed on the basis of enhanced process uniformity, for instance during a wet chemical etch step or a CMP process, by forming a modified portion in the interlayer dielectric material by ion implantation. Consequently, the damaged portion may be removed with an increased removal rate while avoiding the creation of polymer contaminants when applying an etch process or avoiding over-polish time when applying a CMP process.Type: GrantFiled: July 16, 2012Date of Patent: January 22, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Klaus Hempel, Patrick Press, Vivien Schroeder, Berthold Reimer, Johannes Groschopf
-
Publication number: 20130012019Abstract: A method for fabricating a semiconductor device includes (a) depositing an insulating film on a semiconductor substrate; (b) forming a recess in the insulating film; (c) depositing a conductive film on the insulating film while filling the recess with the conductive film; and (d) polishing the conductive film. Step (d) includes a first polishing substep of using a first polisher pad conditioned with a first dresser and a second polishing substep of using a second polisher pad conditioned with a second dresser different from the first dresser.Type: ApplicationFiled: September 14, 2012Publication date: January 10, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Manabu SAKAMOTO, Tetsuya SHIRASU, Naoki IDANI
-
Publication number: 20120319285Abstract: Embodiments of a method for fabricating integrated circuits are provided, as are embodiments of an integrated circuit. In one embodiment, the method includes the steps of depositing an interlayer dielectric (“ILD”) layer over a semiconductor device, depositing a barrier polish stop layer over the ILD layer, and patterning at least the barrier polish stop layer and the ILD layer to create a plurality of etch features therein. Copper is plated over the barrier polish stop layer and into the plurality of etch features to produce a copper overburden overlying the barrier polish stop layer and a plurality of conductive interconnect features in the ILD layer and barrier polish stop layer. The integrated circuit is polished to remove the copper overburden and expose the barrier polish stop layer.Type: ApplicationFiled: June 17, 2011Publication date: December 20, 2012Applicant: GLOBALFOUNDRIES Inc.Inventors: Egon Ronny PFÜTZNER, Carsten PETERS, Jens HEINRICH
-
Patent number: 8330274Abstract: One or more embodiments relate to a method of forming a semiconductor structure, comprising: providing a workpiece; forming a barrier layer over the workpiece; forming a seed layer over the barrier layer; forming an inhibitor layer over the seed layer; removing a portion of said inhibitor layer to expose a portion of the seed layer; and selectively depositing a fill layer on the exposed seed layer.Type: GrantFiled: September 29, 2010Date of Patent: December 11, 2012Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Gottfried Beer, Joern Plagmann, Jens Pohl, Werner Robl, Rainer Steiner, Mathias Vaupel
-
Patent number: 8318599Abstract: The resin layer formation method comprises the step of forming on a substrate 10 a resin layer 34 for containing a substance for decreasing the thermal expansion coefficient to thereby forming a resin layer 34 having said substance localized in the side thereof nearer to the substrate 10; and the step of cutting the surface of the resin layer 34 with a cutting tool 40 to planarize the surface of the resin layer 34. The resin layer 34 as said substance for decreasing the thermal expansion coefficient localized in the side thereof nearer to the substrate 10, and the surface of the resin layer 34 is cut to planarize the surface of the resin layer 34, whereby the extreme abrasion and breakage of the cutting tool 40 by said substance for decreasing the thermal expansion coefficient can be prevented.Type: GrantFiled: May 30, 2006Date of Patent: November 27, 2012Assignee: Fujitsu LimitedInventors: Kanae Nakagawa, Motoaki Tani
-
Patent number: 8314031Abstract: A planarization process for a pre-damascene structure is described, wherein the pre-damascene structure includes a metal hard mask that is disposed on a first material layer with a damascene opening therein and a second material layer that fills the damascene opening and covers the metal hard mask. A first CMP step is conducted using a first slurry to remove the second material layer outside the damascene opening. A second CMP step is conducted using a second slurry to remove the metal hard mask.Type: GrantFiled: March 18, 2010Date of Patent: November 20, 2012Assignee: United Microelectronics Corp.Inventor: Chia-Lin Hsu
-
Patent number: 8299614Abstract: An interconnection structure, containing a substrate and, in the following order from a side of the substrate: (I) a semiconductor layer; (II) a multilayer structure including (II-a) a first layer containing at least one type of an element selected from the group consisting of nitrogen, carbon and fluorine and (II-b) an Al—Si diffusion layer containing Al and Si; and (III) an Al film of pure Al or an Al alloy, wherein the at least one of element selected from the group consisting of nitrogen, carbon, and fluorine in the first layer is bonded with Si contained in the semiconductor layer.Type: GrantFiled: April 17, 2009Date of Patent: October 30, 2012Assignee: Kobe Steel, Ltd.Inventors: Nobuyuki Kawakami, Mototaka Ochi, Aya Miki, Shinya Morita, Yoshihiro Yokota, Shinya Fukuma, Hiroshi Goto
-
Patent number: 8293638Abstract: Method of forming wires in integrated circuits. The methods include forming a wire in a first dielectric layer on a substrate; forming a dielectric barrier layer over the wire and the first dielectric layer; forming a second dielectric layer over the barrier layer; forming one or more patterned photoresist layers over the second dielectric layer; performing a reactive ion etch to etch a trench through the second dielectric layer and not through the barrier layer; performing a second reactive ion etch to extend the trench through the barrier layer; and after performing the second reaction ion etch, removing the one or more patterned photoresist layers, a last formed patterned photoresist layer removed using a reducing plasma or a non-oxidizing plasma. The methods include forming wires by similar methods to a metal-insulator-metal capacitor.Type: GrantFiled: January 20, 2012Date of Patent: October 23, 2012Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Peter J. Lindgren, Anthony K. Stamper
-
Patent number: 8247327Abstract: The invention provides chemical-mechanical polishing (CMP) compositions and methods for polishing a silicon-containing substrate. A method of the invention comprises the steps of contacting a silicon-containing substrate with a polishing pad and an aqueous CMP composition, and causing relative motion between the polishing pad and the substrate while maintaining a portion of the CMP composition in contact with the surface of the substrate to abrade at least a portion of the substrate. The CMP composition comprises a ceria abrasive, a polishing additive bearing a functional group with a pKa of about 4 to about 9, a nonionic surfactant with an hydrophilic portion and a lipophilic portion wherein the hydrophilic portion has a number average molecular weight of about 500 g/mol or higher, and an aqueous carrier, wherein the pH of the composition is 7 or less. The method reduces defects on the wafers, particularly local areas of high removal.Type: GrantFiled: July 30, 2008Date of Patent: August 21, 2012Assignee: Cabot Microelectronics CorporationInventors: Francesco De Rege Thesauro, Zhan Chen
-
Patent number: 8247281Abstract: In a replacement gate approach, the sacrificial gate material is exposed on the basis of enhanced process uniformity, for instance during a wet chemical etch step or a CMP process, by forming a modified portion in the interlayer dielectric material by ion implantation. Consequently, the damaged portion may be removed with an increased removal rate while avoiding the creation of polymer contaminants when applying an etch process or avoiding over-polish time when applying a CMP process.Type: GrantFiled: June 24, 2010Date of Patent: August 21, 2012Assignee: GlobalFoundries, Inc.Inventors: Klaus Hempel, Patrick Press, Vivien Schroeder, Berthold Reimer, Johannes Groschopf
-
Patent number: 8207060Abstract: The present invention provides a method of forming a contact opening, such as a via hole, in which a sacrificial layer is deposited prior to exposing a conductor formed in a substrate at a bottom side of the opening to prevent damage and contamination to the materials constituting an integrated circuit device from happening. The exposing may or may not form a recess in the conductor. The present invention also provides a method of forming a contact opening having a recess in the conductor wherein a sacrificial layer is not deposited until the conductor is exposed, but deposited before a recess is formed in the conductor so that a major damage and contamination related to the recess formation can be prevented. By forming a trench feature over a contact opening formed by using the present invention, a dual damascene feature can be fabricated.Type: GrantFiled: December 18, 2008Date of Patent: June 26, 2012Inventor: Byung Chun Yang
-
Patent number: 8187966Abstract: A Cu-CMP step applied to processes for 130 nm, 90 nm, and 65 nm technical nodes or the like mainly employs slurry to which an anticorrosive agent is added for preventing corrosion of Cu wiring. The inventors of the present application have studied and clearly found that in the Cu-CMP step using the slurry with the anticorrosive agent added thereto, the anticorrosive agent often forms complexes with Cu, which remain as foreign matter on a wafer in large quantity, leading to a reduction in yield, and in reliability of TDDB characteristics of the Cu wiring. In the invention of the present application, a post-CMP cleaning process involves applying wet cleaning to a wafer by supplying a cleaning solution, such as a chemical solution or pure water, to a device surface of the wafer substantially in a vertical direction with respect to the horizontal device surface, while rotating the wafer substantially about its center in the horizontal plane.Type: GrantFiled: March 25, 2009Date of Patent: May 29, 2012Assignee: Renesas Electronics CorporationInventors: Hiroyuki Masuda, Hiroshi Oshita, Nobuhiro Konishi
-
Patent number: 8178439Abstract: A method is provided for integrating metal-containing cap layers into copper (Cu) metallization of semiconductor devices. In one embodiment, the method includes providing a planarized patterned substrate containing metal surfaces and dielectric layer surfaces with a residue formed thereon, removing the residue from the planarized patterned substrate, and depositing metal-containing cap layers selectively on the metal surfaces by exposing the dielectric layer surfaces and the metal surfaces to a deposition gas containing metal-containing precursor vapor. The removing includes treating the planarized patterned substrate containing the residue with a reactant gas containing a hydrophobic functional group, and exposing the treated planarized patterned substrate to a reducing gas.Type: GrantFiled: March 30, 2010Date of Patent: May 15, 2012Assignee: Tokyo Electron LimitedInventors: Kazuhito Tohnoe, Frank M. Cerio, Jr.
-
Publication number: 20120115303Abstract: Method of forming wires in integrated circuits. The methods include forming a wire in a first dielectric layer on a substrate; forming a dielectric barrier layer over the wire and the first dielectric layer; forming a second dielectric layer over the barrier layer; forming one or more patterned photoresist layers over the second dielectric layer; performing a reactive ion etch to etch a trench through the second dielectric layer and not through the barrier layer; performing a second reactive ion etch to extend the trench through the barrier layer; and after performing the second reaction ion etch, removing the one or more patterned photoresist layers, a last formed patterned photoresist layer removed using a reducing plasma or a non-oxidizing plasma. The methods include forming wires by similar methods to a metal-insulator-metal capacitor.Type: ApplicationFiled: January 20, 2012Publication date: May 10, 2012Applicant: International Business Machines CorporationInventors: Jeffrey P. Gambino, Peter J. Lindgren, Anthony K. Stamper
-
Patent number: 8158520Abstract: An integrated circuit device structure with a novel contact feature. The structure includes a substrate, a dielectric layer overlying the substrate, and a metal interconnect overlying the dielectric layer. A first interlayer dielectric layer is formed surrounding the metal interconnect. A second interlayer dielectric layer of a predetermined thickness is overlying the first interlayer dielectric layer. A trench opening of a first width is formed within an upper portion of the second interlayer dielectric layer. A first barrier layer is within and is overlying the trench opening of the first width. A contact opening of a second width is within a lower portion of the second interlayer dielectric layer. The second width is less than the first width. The lower portion of the second interlayer dielectric layer is coupled to the upper portion of the second interlayer dielectric layer within the predetermined thickness of the second interlayer dielectric.Type: GrantFiled: October 20, 2004Date of Patent: April 17, 2012Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Xian J. Ning
-
Publication number: 20120086101Abstract: The disclosure relates generally to integrated circuits (IC), IC interconnects, and methods of fabricating the same, and more particularly, high performance inductors. The IC includes at least one trench within a dielectric layer disposed on a substrate. The trench is conformally coated with a liner and seed layer, and includes an interconnect within. The interconnect includes a hard mask on the sidewalls of the interconnect.Type: ApplicationFiled: October 6, 2010Publication date: April 12, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David A. DeMuynck, Zhong-Xiang He, Daniel R. Miga, Matthew D. Moon, Daniel S. Vanslette, Eric J. White