Source Or Destination Identifier Patents (Class 710/268)
-
Patent number: 7328295Abstract: An interrupt controller and interrupt controlling method are provided for prioritizing interrupt requests generated by a plurality of interrupt sources. The interrupt controller comprises an interrupt source interface operable to receive interrupt requests generated by a first plurality of interrupt sources, and a daisy chain interface operable to receive a daisy chain interrupt request output by a further interrupt controller based on a second plurality of interrupt requests generated by a second plurality of interrupt sources. The daisy chain interface includes a priority input operable to receive a daisy chain priority signal indicating a priority associated with the daisy chain interrupt request. Prioritization logic is operable to receive the daisy chain priority signal and to apply predetermined prioritisation criteria to determine the highest priority interrupt request selected from the daisy chain interrupt request and the interrupt request generated by the first plurality of interrupt sources.Type: GrantFiled: December 18, 2003Date of Patent: February 5, 2008Assignee: Arm LimitedInventors: Man Cheung Joseph Yiu, James Robert Hodgson, David Francis McHale
-
Patent number: 7325084Abstract: An interrupt processing system having an interrupt holding registers, each corresponding to a different class of interrupts. A write queue posts servicing required by the interrupt holding registers. An interrupt vector register has bit positions corresponding to different classes of interrupts. A read queue has inputs coupled to the plurality of interrupt holding registers and to the interrupt vector register. Detection logic is coupled between an arbiter, fed by the write and read queues, and a processor for: (a) indicating when an interrupt has passed from the write arbiter to the processor; (b) detecting the interrupt class of such passed interrupt; (c) enabling the one of the bit positions corresponding to the detected interrupt class in the interrupt vector register to store a state indicating the servicing requirement for such detected class of interrupt; and (d) wherein the data stored in the interrupt vector register is passed to the processor through the read queue and the arbiter selector.Type: GrantFiled: January 3, 2006Date of Patent: January 29, 2008Assignee: EMC CorporationInventors: Naser Marmash, Avinash Kallat, Brandon L. Paul, Mark Botello, Andrew Kniager
-
Patent number: 7320044Abstract: Method, system, apparatus and computer program product for interrupt scheduling in processing communication. In one embodiment the method includes: a sending computer program and a receiving computer program, coupling at least one registered signal identifier and a corresponding registered signal function with said receiving computer program; sending a communication including a request signal identifier by said sending computer program to said receiving computer program; receiving said communication sent at (B) by said receiving computer program; and performing said corresponding registered signal function without context switching of said receiving computer program if said request signal identifier received is coupled with said registered signal identifier. A system, router, computer program and computer program product are also disclosed.Type: GrantFiled: February 20, 2003Date of Patent: January 15, 2008Assignee: ARC International I.P., Inc.Inventors: Marco Zandonadi, Roberto Attias, Akash R. Deshpande
-
Patent number: 7315911Abstract: A fault-tolerant RAID system is disclosed. The system includes redundant RAID controllers coupled by a PCI-Express link. When a PCI-Express controller of one of the RAID controllers receives a PCI-Express memory write request transaction layer packet (TLP), it interprets a predetermined bit in the header as an interrupt request flag, rather than as its standard function specified by the PCI-Express specification. If the flag is set, the PCI-Express controller interrupts the processor after storing the message in the payload at the specified memory location. In one embodiment, an unused upper address bit in the header is used as the interrupt request flag. Additionally, unused predetermined bits in the TLP header are used as a message tag to indicate one of a plurality of message buffers on the receiving RAID controller into which the message has been written. The PCI-Express controller sets a corresponding bit in a register to indicate which message buffer was written.Type: GrantFiled: July 11, 2005Date of Patent: January 1, 2008Assignee: Dot Hill Systems CorporationInventors: Ian Robert Davies, Gene Maine, Rex Weldon Vedder
-
Patent number: 7302512Abstract: A computer device, an input/output (“I/O”) communication subsystem, a chipset and a method are disclosed for implementing interrupt message packets to facilitate peer-to-peer communications between a device controller and a coprocessor. Advantageously, the various embodiments of the invention obviate a requirement for specialized circuitry on a motherboard to establish peer-to-peer communications. In one embodiment, an I/O communication subsystem includes a bus interface for coupling the I/O communication subsystem to a general-purpose bus. It also includes a device controller being configured to generate an interrupt as an interrupt message packet for a coprocessor, which, in turn, interrupts processing functions that otherwise are performed by the host processor. The device controller can reside either internal or external to the I/O communication subsystem.Type: GrantFiled: December 9, 2005Date of Patent: November 27, 2007Assignee: Nvidia CorporationInventors: Andrew Currid, Robert William Chapman
-
Publication number: 20070260795Abstract: A simulation system that increases a polymer molecule binding prediction speed on a parallel and distributed computer system is provided.Type: ApplicationFiled: January 24, 2007Publication date: November 8, 2007Inventor: Shirun Ho
-
Patent number: 7266628Abstract: An information handling system is disclosed that retires events upon device replacement. The system has several devices of one or more types and each device includes nonvolatile memory. A unique identifier, for devices of that type, is stored in the nonvolatile memory of each device. A first memory segment stores an event log. The event log has entries that identify system events. A second memory segment stores identifiers of devices that correspond to an entry of the event log. At least one of the corresponding devices is removable. The system detects the removal of the devices and, in response, removes any entries in the event log that correspond only to identifiers of one or more devices that have been removed.Type: GrantFiled: February 16, 2006Date of Patent: September 4, 2007Assignee: Dell Products L.P.Inventor: Cynthia M. Merkin
-
Patent number: 7263568Abstract: Provided are techniques for interrupt processing. An Input/Output device determines that an event has occurred. The Input/Output device determines a state of an event data structure. The Input/Output device writes an event entry into the event data structure in response to determining that the event has occurred. After writing the event entry, the Input/Output device determines whether to generate an interrupt or not based on the state of the event data structure. Additionally provided are techniques for interrupt processing in which an I/O device driver determines that an interrupt has occurred. The I/O device driver reads an event entry in an event data structure in response to determining that the interrupt has occurred. The I/O device driver updates a state of a structure state indicator to enable/disable interrupts.Type: GrantFiled: March 31, 2004Date of Patent: August 28, 2007Assignee: Intel CorporationInventors: Hemal V. Shah, Gary Y. Tsao, Ali S. Oztaskin
-
Patent number: 7259881Abstract: A method is disclosed including the steps of submitting a print job to a network printer and identifying a specific printer controller governing the print job. The method further includes loading a set of identifiers respective to a specific printer controller and selecting from the set a respective identifier corresponding to the type of print job employed on the specific printer controller. The selected identifier is used to issue the predetermined type of notification from the controller.Type: GrantFiled: October 3, 2001Date of Patent: August 21, 2007Assignees: Kabushiki Kaisha Toshiba, Toshiba Tec Kabushiki KaishaInventors: Truc D. Nguyen, Sheng Lee
-
Patent number: 7257658Abstract: An interrupt processing technique is provided where an interrupt message is sent to an interrupt controller of a processor in response to an interrupt request from an individual device. The interrupt message comprises a memory address and interrupt status information. The memory address is specifically allocated to the device that has issued the interrupt request. The interrupt status information indicates an interrupt status of the device. An interrupt table that is stored in the memory is updated by the interrupt controller using the interrupt status information comprised in the interrupt message. The interrupt table holds device specific interrupt statuses. Updating the interrupt table comprises addressing the memory using the memory address in the interrupt message.Type: GrantFiled: December 14, 2004Date of Patent: August 14, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Joerg Winkler, Frank Barth
-
Patent number: 7254726Abstract: In a computer system or information handling system, a virtual system event provides for the communication of the notification of a system events from the hardware of the computer system to the power and configuration management system of the computer system.Type: GrantFiled: November 10, 2003Date of Patent: August 7, 2007Assignee: Dell Products L.P.Inventors: Ajay Kwatra, Benjamen G. Tyner
-
Patent number: 7237051Abstract: In one embodiment, a method includes recognizing an interrupt pending during an operation of guest software, determining that the interrupt is to cause a transition of control to a virtual machine monitor (VMM), determining whether the interrupt is to be acknowledged prior to the transition of control to the VMM, and if the interrupt is to be acknowledged, acknowledging the interrupt and transitioning control to the VMM.Type: GrantFiled: September 30, 2003Date of Patent: June 26, 2007Assignee: Intel CorporationInventors: Steven M. Bennett, Erik Cota-Robles, Stalinselvaraj Jeyasingh, Gilbert Neiger, Richard Uhlig
-
Patent number: 7225285Abstract: Techniques and mechanisms provide management of interrupt requests in a system, such as a programmable chip system. The system may include multiple master components and slave components. Techniques and mechanisms are described for assigning interrupts to slave components on a per master component basis. When a slave component initiates an interrupt request, a master component associated with the request will handle the interrupt without disrupting operation of other master components in the system.Type: GrantFiled: September 7, 2004Date of Patent: May 29, 2007Assignee: Altera CorporationInventors: Michael Fairman, Timothy Allen
-
Patent number: 7222251Abstract: An idle mode system has a clock gating circuit, a bus interface unit, memory interfaces and an interrupt and idle control unit. The clock gating circuit receives a first clock and designated idle-acknowledge signals. The clock gating circuit produces a second clock signal based on the first clock signal when fewer than all designated idle-acknowledge signals are received. The clock gating circuit produces no second clock signal when all designated idle-acknowledge signals are received. The bus interface unit receives bus access requests and receives the first and second clock signals. When a bus access request is made, the bus interface unit de-asserts its idle-acknowledge signal and passes the bus access request. The memory interfaces operate on the second clock. One interface receives the bus access request from the bus interface unit, withdraws its idle-acknowledge signal, processes the bus access request, and re-asserts its idle-acknowledge signal upon completion.Type: GrantFiled: February 5, 2003Date of Patent: May 22, 2007Assignee: Infineon Technologies AGInventors: Sagheer Ahmad, Erik Norden, Rob Ober
-
Patent number: 7209993Abstract: An interrupt control apparatus comprising an interrupt vector register for holding address information corresponding to interrupt resources of a first type which are managed by an operating system and interrupt resources of a second type which are not managed by the operating system. Regarding an interrupt generated by an interrupt resource of the first type, the interrupt control apparatus in the present invention launches a common interrupt entry function which is subject to a scheduling process common to the interrupt resources of the first type, based on the address information of the interrupt vector register. At the same time, with regard to an interrupt generated by an interrupt resource of the second type, the interrupt control apparatus in the present invention launches an extended interrupt entry function which is not subject to the aforementioned scheduling process, based on the address information held in the interrupt vector register.Type: GrantFiled: November 24, 2004Date of Patent: April 24, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akira Kitamura, Noboru Asai, Koichi Yasutake
-
Patent number: 7197588Abstract: Provided are techniques for interrupt processing. An Input/Output device determines that an event has occurred. The Input/Output device determines a processor identifier and determines an event data structure identifier for an event data structure into which data for the event is stored using the processor identifier. The Input/Output device also determines a vector identifier for an interrupt message vector into which an interrupt message for the event is written. Then, interrupt message data is written to the interrupt message vector to generate an interrupt.Type: GrantFiled: March 31, 2004Date of Patent: March 27, 2007Assignee: Intel CorporationInventors: Gary Y. Tsao, Hemal V. Shah, Gregory D. Cummings
-
Patent number: 7191258Abstract: A control packet management device of a packet forwarding system has a packet queue having a plurality of queues to store a control packet as transmitted, a first processor to transmit said control packet stored in one queue of said plurality of queues to a host a by one-to-one interrupt, a second processor to divide said control packets stored in said one queue into groups of a predetermined size and transmit said control packets to said host in the group unit and by direct memory access (DMA), a third processor to discard a most common type of said control packets stored in said one queue, and a controller to control said first, second and third processors to selectively operate in accordance with an accumulation state of said control packets stored in said plurality of queues.Type: GrantFiled: February 3, 2004Date of Patent: March 13, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Min-seop Jeong
-
Patent number: 7143223Abstract: To emulate an interrupt architecture in a data processing system, interrupt emulation code receives from an operating system a first call requesting access to a first resource in a first interrupt architecture. In response to receipt by the interrupt emulation code of the first call, the interrupt emulation code maps the first resource to a second resource in interrupt hardware of the data processing system. The mapping operation includes determining an identifier of the second resource in a different second interrupt architecture. The interrupt emulation code then initiates access to the second resource implemented by the interrupt hardware.Type: GrantFiled: October 14, 2004Date of Patent: November 28, 2006Assignee: International Business Machines CorporationInventors: Mark Elliott Hack, Michael Stephen Williams
-
Patent number: 7139857Abstract: An apparatus and method for handling an interrupt are disclosed. In one embodiment, a processor may receive an interrupt request corresponding to a particular interrupt. The particular interrupt may be one of a group of interrupts. Responsive to receiving the interrupt request, the processor may substitute a vector corresponding to the group of interrupts with a vector corresponding to the particular interrupt. Responsive to the substitution, the processor may then jump to a service routine corresponding to the particular interrupt. Execution of the service routine may resolve the condition which initially caused the interrupt request.Type: GrantFiled: November 12, 2003Date of Patent: November 21, 2006Assignee: Standard Microsystems CorporationInventor: Richard E. Wahler
-
Patent number: 7133952Abstract: A wearable computer system includes a processing unit (102) and a number of peripherals. The processing unit and peripherals are coupled in a daisy-chain fashion utilizing a serial bus (120). The processing unit has a single connector for implementing the serial bus, and peripherals each have two connectors for propagating the serial bus. The wearable computer system has only one unused connector at any one time, thereby reducing excess bulk and weight due to excessive unused connectors. When a peripheral interrupts the processing unit, the processing unit relinquishes the serial bus to the interrupting peripheral. Alternatively, peripherals are assigned time slots within which the peripherals can utilize the serial bus.Type: GrantFiled: June 24, 2002Date of Patent: November 7, 2006Inventors: Peter W. Grzybowski, Charlene J. Todd, Russell W. Adams
-
Patent number: 7133953Abstract: A data transmission device is used to forward data that have been received from a first device, and are intended for a second device, to the second device. The data transmission device described has a whole series of characteristics that allow the data that are to be transmitted to be transmitted very easily very quickly and which confer additional functions on the data transmission device.Type: GrantFiled: December 3, 2002Date of Patent: November 7, 2006Assignee: Infineon Technologies AGInventor: Jens Barrenscheen
-
Patent number: 7130948Abstract: An API including an interrupt handler registration function and one or more interrupt dispatchers, is provided to an optical networking apparatus to facilitate registration of interrupt handlers to handle interrupts triggered by the function blocks of multi-protocol optical networking modules (MPONM). Each registered interrupt handler may handle interrupts triggered by one or more function blocks of any of the MPONM, and/or for one or more cause. In one embodiment, the one or more interrupt dispatchers are equipped to determine the triggering function block and the cause, and determine the interrupt handlers, if any, are to be notified. Each of the interrupt handlers to be notified is notified accordingly, including the triggering function block and the cause.Type: GrantFiled: August 2, 2002Date of Patent: October 31, 2006Inventors: Qiyong B. Bian, Jonathan A. Tuchow
-
Patent number: 7099977Abstract: A method for processing an interrupt message in a system having a plurality of processors arranged into at least two partitions. The interrupt message is decoded to identify an interrupt source. If the interrupt source is not in an interrupt set, the interrupt is dropped. If the interrupt source is in a local partition, the interrupt is delivered. If the interrupt source is in the interrupt set and not in the local partition, the interrupt is processed in accordance with at least one of a target enable register and a vector enable register.Type: GrantFiled: January 12, 2004Date of Patent: August 29, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Huai-Ter Victor Chong, Gary Belgrave Gostin, Craig W. Warner
-
Patent number: 7096297Abstract: A method and system for forwarding interrupt requests from a source device to a destination device. A controller bridge receives data, from a source device, for a destination device and stores the incoming data in a data queue. An interrupt request is received from the source device for the destination device and forwarded to the destination device in response to completing a transfer of the data from the source device to the destination device. If data received from the source device for the destination device are pending in the data queue, the interrupt request is rejected and the source may resubmit the interrupt request at a later time. If additional data are received from the source device for the destination device, the data may be rejected in response to an interrupt pending in the interrupt queue from the source device for the destination device.Type: GrantFiled: March 19, 2004Date of Patent: August 22, 2006Assignee: International Business Machines CorporationInventors: Richard Gerard Hofmann, Jason Michael Hopp, Dennis Charles Wilkerson
-
Patent number: 7079999Abstract: A bus simulation apparatus for simulating a bus connecting a plurality of devices. Each of a plurality of simulated bus slot application interfaces prepares a receive task in response to a call from a simulated device corresponding to each of the plurality of the devices. The receive task obtains a communication handle for an application name of the simulated device. A communication handle management table relates the communication handle to the application name. A simulated bus manager, in response to a request for data transfer between the simulated devices along with the application name, sends data to the receive task of destination using the communication handle obtained by searching the communication handle management table based on the received application name.Type: GrantFiled: July 18, 2002Date of Patent: July 18, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tukasa Nagaki, Katsumi Tsurumoto
-
Patent number: 7073007Abstract: A method of processing interrupts is described as well as processing devices. A processing device detects an indicator associated with an interrupt signal from an expansion device and transfers data related to the interrupt signal from the device across the expansion bus to a local memory. The device then process the data related to the interrupt.Type: GrantFiled: July 22, 2003Date of Patent: July 4, 2006Assignee: Cisco Technology, Inc.Inventor: Sampath Hosahally Kumar
-
Patent number: 7058744Abstract: An interrupt generating register within an interrupt control circuit is mapped in a memory space of the node. By issuing a store command to the memory space, the node transmits the store command to an address of the interrupt generating register via a network. An interrupt control circuit receives the store command, generates an interrupt command, and transmits the generated interrupt command to a CPU module.Type: GrantFiled: May 16, 2002Date of Patent: June 6, 2006Assignee: NEC CorporationInventor: Shinichi Kawaguchi
-
Patent number: 7043729Abstract: Systems, methods, and software for reducing system management interrupt (SMI) latency while operating in system management mode. The present invention implements a technique for exiting system management mode while waiting for polled hardware events, handling any pending lower-priority interrupts and then resuming polling. The present invention does this by multi-threading SMI source handlers, using an idle thread, and using protocols for software-generated system management interrupts that insure that lower priority interrupts are serviced.Type: GrantFiled: August 8, 2002Date of Patent: May 9, 2006Assignee: Phoenix Technologies Ltd.Inventor: Timothy A. Lewis
-
Patent number: 7039740Abstract: An interconnection controller for use in a computer system having a plurality of processor clusters is described. Each cluster includes a plurality of local nodes and an instance of the interconnection controller. The interconnection controller is operable to transmit locally generated interrupts to others of the clusters, and remotely generated interrupts to the local nodes. The interconnection controller is further operable to aggregate locally generated interrupt responses for transmission to a first remote cluster from which a first interrupt corresponding to the locally generated responses was generated. The interconnection controller is also operable to aggregate remotely generated responses for transmission to a first local node from which a second interrupt corresponding to the remotely generated responses was generated. A computer system employing such an interconnection controller is also described.Type: GrantFiled: July 19, 2002Date of Patent: May 2, 2006Assignee: Newisys, Inc.Inventors: David Brian Glasco, Carl Zeitler
-
Patent number: 7039743Abstract: An information handling system is disclosed that retires events upon device replacement. The system has several devices of one or more types and each device includes nonvolatile memory. A unique identifier, for devices of that type, is stored in the nonvolatile memory of each device. A first memory segment stores an event log. The event log has entries that identify system events. A second memory segment stores identifiers of devices that correspond to an entry of the event log. At least one of the corresponding devices is removable. The system detects the removal of the devices and, in response, removes any entries in the event log that correspond only to identifiers of one or more devices that have been removed.Type: GrantFiled: May 6, 2002Date of Patent: May 2, 2006Assignee: Dell USA, L.P.Inventor: Cynthia M. Merkin
-
Patent number: 7028122Abstract: The invention relates to the processing of state information such as interrupt status in a hierarchical network of nodes having a tree configuration. There is a root node at the top of the hierarchy, one or more intermediate nodes, and a plurality of leaf nodes at the bottom of the hierarchy. Each leaf node is linked to the root node by zero, one or more intermediate nodes. Each leaf node maintains information about one or more interrupt states, and each intermediate node maintains information derived from the interrupt states of leaf nodes below it in the hierarchy. This interrupt information is then processed by navigating from the root node to a first leaf node having at least one set interrupt state which is then masked out. The status of any intermediate nodes between this first leaf node and the root node is then updated if appropriate to reflect the fact that the particular interrupt state at the first leaf node is now masked out.Type: GrantFiled: August 7, 2002Date of Patent: April 11, 2006Assignee: Sun Microsystems, Inc.Inventor: Emrys Williams
-
Patent number: 7028123Abstract: In a microcomputer, a testing-purpose interrupt request signal generator generates a testing-purpose interrupt request signal, an interrupt request selecting register stores an interrupt request selection signal for making an interrupt request during testing effective, and at least one delay circuit generates one or more delayed interrupt request selection signals obtained by delaying the interrupt request selection signal by one or more delay times. Each of selection circuits selects either one of the interrupt request signals or the testing-purpose interrupt request signal based on the delayed interrupt request selection signal. The testing-purpose interrupt request signals output from the respective selection circuits at a different timing, can be sequentially input to the interrupt controller.Type: GrantFiled: April 11, 2003Date of Patent: April 11, 2006Assignee: Renesas Technology Corp.Inventor: Takehiko Shimomura
-
Patent number: 7016998Abstract: A system and method for generating sequences of triggered events and for generating global interrupts in a clustered computer graphics system. In a sender-receiver dichotomy, one node is deemed the sender and the others act as receivers. The sender determines trigger values for each of the nodes in the system in order to achieve a particular operation sequence. In addition, a synchronization signal generator is provided to synchronize a timing signal between the sender and receiver nodes. Further, the sender designates one or more receiver nodes and causes them to turn on an interrupt enable register. In this way, the receiver nodes are able to be interrupted by the sender.Type: GrantFiled: September 26, 2002Date of Patent: March 21, 2006Assignee: Silicon Graphics, Inc.Inventor: Shrijeet Mukherjee
-
Patent number: 7007119Abstract: System and method for supporting split transactions on a bus. The method may comprise processing a periodic frame list of external bus data frame by frame, and traversing each frame node by node. When a save place node is encountered in a first frame, the traversing jumps to a destination node pointed to by the save place node in a second frame, and continues the traversing there. When a restore place node is encountered when traversing the nodes in the second frame, the traversing returns to the node after the save place node in the first frame and continues the processing in the first frame. The method may be implemented on a system that comprises a processor, a memory, an internal bus, and an external bus controller. The external bus controller and the external bus data may support one or more versions of the Universal Serial Bus standard.Type: GrantFiled: September 28, 2001Date of Patent: February 28, 2006Assignee: Intel CorporationInventors: John S. Howard, John L. Garney
-
Patent number: 7003611Abstract: A method, apparatus, and computer instructions for managing interrupts using a set of presentation controllers. A first interrupt server is identified in the set of interrupt servers to handle the interrupt in response to receiving an interrupt signal. The set of interrupt servers constituting a server pool are linked in a circular list using a set of identifiers. The message representing the interrupt is sent to a second interrupt server, such as in a second presentation controller in the set of presentation controllers based on an identifier identifying the second interrupt server in the set of interrupt servers, if the first interrupt server is unable to handle the interrupt. The identifier is found within the first interrupt controller. The interrupt is passed to different interrupt servers potentially associated with different presentation controllers within the circular list.Type: GrantFiled: September 30, 2003Date of Patent: February 21, 2006Assignee: International Business Machines CorporationInventor: Richard Louis Arndt
-
Patent number: 6983339Abstract: A method and apparatus for delivering APIC interrupts to a processor, and between processors, as FSB transactions. Interrupts and hardware signals, generated by a PCI device, are converted into an upstream memory write interrupt and further converted into an FSB interrupt transaction, received by a processor. Interrupts marked as lowest priority re-directable are redirected based on task priority information. Support for XTPR transactions to update XTPR registers is provided. Preferred ordering of XTPR update transactions and interrupts to be redirected is provided.Type: GrantFiled: September 29, 2000Date of Patent: January 3, 2006Assignee: Intel CorporationInventors: Jeffrey L. Rabe, Satish Acharya, Zohar Bogin, Serafin E. Garcia, David J. Harriman
-
Patent number: 6978331Abstract: A method and apparatus for conveying data over a packet-switching network (26). Data are received from a peripheral device (25) for transmission via the network to a memory (22) associated with a central processing unit (CPU) (21), followed by an interrupt signal from the peripheral device associated with the data. One or more data packets containing the data are sent over the network to a host network interface (32) serving the memory and the CPU, followed by an interrupt packet sent over the network to the host network interface. Responsive to the interrupt packet, an interrupt input of the CPU is asserted only after the one or more data packets have arrived at the host network interface.Type: GrantFiled: September 7, 2000Date of Patent: December 20, 2005Assignee: Mellanox Technologies Ltd.Inventors: Michael Kagan, Diego Crupnicoff, Freddy Gabbay, Shimon Rottenberg
-
Patent number: 6968410Abstract: An information capturing technique captures information on a processor cycle that results in a high level interrupt, such as an SMI (System Management Interrupt). A memory controller is connected to at least one processor to control a memory in response to instructions from the at least one processor. An I/O controller is connected to the memory controller to control data flow to at least one device in response to instructions from the at least one processor. Lock down logic stores captured cycle information on a processor cycle that results in interrupt.Type: GrantFiled: February 28, 2001Date of Patent: November 22, 2005Assignee: Intel CorporationInventors: Joseph A. Bennett, Blaise B. Fanning
-
Patent number: 6941398Abstract: A processing method, a chip set and a controller for supporting message signaled interrupt. A memory write transaction on a PCI bus is monitored. When the address of the system memory specified in the interrupt message of the write transaction is located at a range of a reserved interrupt address, the interrupting service sequence is performed. The reserved interrupt address is located in an address of a system memory. Thus, the data to be processed and the system-specified message are written in the buffer and arranged in sequence. The problem of “write buffer latency” is resolved, and is irrelevant to the level of the PCI bus. Many system specified messages can be stored in the system memory, so that multiple system message signaled interrupts issue from different peripheral components can be processed in the same interrupt service routine.Type: GrantFiled: April 4, 2001Date of Patent: September 6, 2005Assignee: Via Technologies, Inc.Inventors: Jiin Lai, Chau-Chad Tsai, Sheng-Chang Peng, Min-Hung Chen, Meng-Cheng Ku, Huei-Li Chou
-
Patent number: 6892268Abstract: A heterogeneous computer system, a heterogeneous input/output system and a data back-up method for the systems. An I/O subsystem A for an open system and an I/O subsystem B for a mainframe are connected by a communication unit. In order to back up data from at least a disk connected to the I/O subsystem B in a MT library system and in order to permit the mainframe to access the data in the I/O subsystem B, the I/O subsystem A includes a table for assigning a vacant memory address in a local subsystem to the memory of the I/O subsystem A for an open system. A request of variable-length record format received from the mainframe is converted into a fixed-length record format for the I/O subsystem B. The disk designated according to the table is accessed, and the data thus obtained is sent to the mainframe and backed up in the back-up system.Type: GrantFiled: September 17, 2003Date of Patent: May 10, 2005Assignee: Hitachi, Ltd.Inventors: Yasuko Fukuzawa, Akira Yamamoto, Toshio Nakano
-
Patent number: 6889279Abstract: A pre-stored vector interrupt handling system for rapidly processing interrupt requests from input/output (I/O) devices in processor-based systems includes selection logic and an interrupt vector store to quickly deliver a branch instruction from the interrupt vector store directly to the execution unit of a processor. The interrupt vector store is either pre-loaded with a table of the processor's branch instructions during system initialization or implemented in ROM. During normal operation, when an interrupt is received, a master interrupt signal is issued to the processor, which asserts an instruction cycle mode signal to external chip select logic. The chip select logic deselects the program store and selects the interrupt vector store. An interrupt vector from the vector store is loaded onto the data bus and then directly into the execution unit of the processor.Type: GrantFiled: December 11, 2000Date of Patent: May 3, 2005Assignee: Cadence Design Systems, Inc.Inventor: Kevin P. Godfrey
-
Patent number: 6871255Abstract: A heterogeneous computer system, a heterogeneous input/output system and a data back-up method for the systems. An I/O subsystem A for an open system and an I/O subsystem B for a mainframe are connected by a communication unit. In order to back up data from at least a disk connected to the I/O subsystem B in a MT library system and in order to permit the mainframe to access the data in the I/O subsystem B, the I/O subsystem A includes a table for assigning a vacant memory address in a local subsystem to the memory of the I/O subsystem A for an open system. A request of variable-length record format received from the mainframe is converted into a fixed-length record format for the subsystem B. The disk designated according to the table is accessed, and the data thus obtained is sent to the mainframe and backed up in the back-up system.Type: GrantFiled: September 17, 2003Date of Patent: March 22, 2005Assignee: Hitachi, Ltd.Inventors: Yasuko Fukuzawa, Akira Yamamoto, Toshio Nakano
-
Interruption handler-operating system dialog for operating system handling of hardware interruptions
Patent number: 6851006Abstract: Starting and establishing a dialog between an interruption handler and an operating system for handling of hardware interruptions by the operating system is disclosed. A recommendation for handling such an interruption, and information regarding the interruption, are stored by the interruption handler in a storage accessible by the operating system. The interruption handler calls the operating system at a predetermined interruption handling point thereof, for the operating system to handle the interruption. The handler then determines whether the operating system handled the interruption according to the recommendation.Type: GrantFiled: August 25, 2001Date of Patent: February 1, 2005Assignee: International Business Machines CorporationInventor: Daryl V. McDaniel -
Patent number: 6820153Abstract: In operation processing devices based on Java (a registered trademark), each time a functional program is executed, in response to a command to access that function, a work area for the program which is accessed is set up dynamically within the thread work area for the thread then being executed. By applying this processing in the case of an external interrupt as well, this invention eliminates the need to maintain a separate memory area for interrupt program processing. It simplifies the processing involved in sidetracking and restoring data and switching the program to be executed. The work area for a program being run is a dynamically created memory area according to this invention. When an interrupt is generated, the register data indicating the status and register state of the program being run at that time are sidetracked in the work area for that program.Type: GrantFiled: March 9, 2001Date of Patent: November 16, 2004Assignee: Omron CorporationInventors: Hiroyuki Yanagi, Yosuke Baba, Yasuhiro Nishimura, Motoyuki Kato, Shiji Nakagawa
-
Patent number: 6799234Abstract: A system and method for automatically assigning resources to a slave device inserted into a PCI backplane utilizes pairs of PCI GNT/REQ lines as bus lines of a time division multiplexed multiplexer control bus. The slave device generates a random delay number and utilizes the number to select an unassigned time slot to be assigned to the slave device. Configuration data is transferred to the slave utilizing the already existing PCI GNT/REQ lines so that no additional bus lines and card space are required to automatically assign resources to the slave device.Type: GrantFiled: October 27, 2001Date of Patent: September 28, 2004Assignee: Cisco Technology, Inc.Inventors: Billy Gayle Moon, Mark Schnell
-
Patent number: 6795884Abstract: An apparatus for sharing an interrupt between a controller for a parallel storage device interface and a controller for a serial storage device interface includes interrupt conditioning circuitry that masks an interrupt signal coming from the parallel storage device interface if no storage device is coupled to the parallel storage device interface. The masking of the parallel storage device interface interrupt of no storage device is coupled to the parallel storage device interface allows the controller for the serial storage device interface to share the interrupt traditionally assigned to the parallel storage device interface.Type: GrantFiled: December 29, 2000Date of Patent: September 21, 2004Assignee: Intel CorporationInventors: David I. Poisner, Louis A. Lippincott
-
Patent number: 6775729Abstract: A peripheral device is connected to an information processing device, and in the event that an interruption job is input from the information processing device while the peripheral device is processing a job by executing one of multiple device control programs holding the functions of multiple devices engines of the peripheral device and managing jobs with the device engines, another device control program different from the device control program being executed is selected and the interruption job is executed. Accordingly, a user-friendly multifunctional peripheral device can be provided.Type: GrantFiled: November 24, 1999Date of Patent: August 10, 2004Assignee: Canon Kabushiki KaishaInventors: Takyuki Matsuo, Tomoaki Endo, Mamoru Osada, Takashi Inoue, Yasuhiko Sasaki, Naoko Shimotai, Tomoko Takagi
-
Patent number: 6766348Abstract: A method and system for allocating distributed resources connected to a computer network to application programs running on computers attached to the communications network. The distributed resource allocator system comprises a number of identical processes running on one or more computers attached to the communications network. Application programs request allocation of resources from a local distributed resource allocator system process running using a resource allocator applications programming interface. Application programs request allocation of resource from a remote distributed resource allocator system process via a resource allocator access protocol. The distributed resource allocator system is fault-tolerant and provides contention control and load balancing. The resource allocator system also manages information about the capacities and capabilities of resources connected to the communications network.Type: GrantFiled: August 3, 1999Date of Patent: July 20, 2004Assignee: WorldCom, Inc.Inventors: Charles Combs, Jeffrey Gold, Brian Mair, David Pedersen, David Schear
-
Patent number: 6760799Abstract: An apparatus and method for reducing operating system interrupts by queuing incoming network traffic units received by a network interface, where said units are received without interrupting a host environment on receiving queued units. However, if a predetermined number of received units have a same origin, then the host environment is interrupted as subsequent network traffic units are received by the network interface, until a predetermined number of network traffic units are subsequently received from a different origin. Notwithstanding queuing incoming network traffic units, the host environment is interrupted on expiration of a timeout period, or if a predetermined number of units have been queued.Type: GrantFiled: September 30, 1999Date of Patent: July 6, 2004Assignee: Intel CorporationInventors: Randall D. Dunlap, Patrick L. Connor, John A. Ronciak, Greg D. Cummings, Gary G. Li
-
Patent number: 6732212Abstract: One embodiment of the present invention provides a method for processing a remote interrupt signal or a remote event. Another embodiment of the present invention provides a system for issuing a raw packet over a network in response to a remote interrupt or a remote event. Another embodiment of the present invention provides a network interface system configured to issue interrupt requests over a network.Type: GrantFiled: February 14, 2001Date of Patent: May 4, 2004Assignee: Fujitsu LimitedInventors: Hirohide Sugahara, Takashi Miyoshi, Jeffrey D. Larson, Takeshi Horie