Multimode (e.g., Mimd To Simd, Etc.) Patents (Class 712/20)
-
Patent number: 6487651Abstract: An SIMD array processor having a scalable and flexible architecture. The SIMD array architecture includes an array of processing elements, a plurality of processor controllers, and at least one other computer system. A system area network interconnects at least one user computer with the processor controllers and the computer system; and, a storage area network interconnects at least one storage device with the processor controllers and the computer system. The SIMD array architecture is adapted to allow different user computers to use different portions of the array of processing elements and/or different processor controllers and computer systems simultaneously. The array of processing elements has a hierarchical structure comprising backplanes, PCB's, ASIC's, and arrays of processing elements. The SIMD array architecture can be scaled by increasing the quantity of backplanes, PCB's, ASIC's, and/or by increasing the size of the arrays of processing elements.Type: GrantFiled: October 25, 2000Date of Patent: November 26, 2002Assignee: Assabet VenturesInventors: James H. Jackson, Michael W. Kleeman, Georges Melhem, Sanjeev Mohindra
-
Patent number: 6460146Abstract: The present invention relates to providing processor redundancy in a system such as a router. According to an embodiment of the present invention, in a system having two or more processors, initialization sequence is started. During the initialization sequence, a redundancy subsystem is initialized. The redundancy subsystem identifies the projects or assignments that are to be off loaded from the primary processor to the secondary processor. According to an embodiment of the present invention, the initialization sequence is then suspended and a discovery process is performed. During the discovery process, it is determined whether the processor running the initialization sequence is a primary or a secondary processor. If it is a secondary processor, then the initialization sequence remains suspended and the secondary processor monitors the health of the primary processor until a failure of the primary processor occurs.Type: GrantFiled: December 4, 1998Date of Patent: October 1, 2002Assignee: Cisco Technology, Inc.Inventors: Kenneth Moberg, William May
-
Patent number: 6453344Abstract: A multiprocessor system having a total number of available CPUs partitioned into one or more smaller pools of CPUs called servers where the number of CPUs available to a server is reduced below the total number of available CPUs. Software licensing costs are thereby reduced because the number of CPUs available to run the operating system or ISV software has been reduced to the number of CPUs in the pool of the server rather than the total number of available CPUs in the multiprocessor system. In order to enforce the isolation of CPUs required by software licensing, separate identification codes, CPUIDs, that contain unique system serial numbers are assigned to each server in the multiprocessing system. The multiprocessor system has multiple CPUIDs, one for each server (each pool of CPUs that can execute operating systems and ISV software).Type: GrantFiled: March 31, 1999Date of Patent: September 17, 2002Assignee: Amdahl CorporationInventors: Robert Scott Ellsworth, Jonathan Russell Nolting, Keith Joseph Philipp
-
Patent number: 6453409Abstract: A digital signal processing system has a control processor, a signal processor, and a plurality of memories. A signal processor carries out signal processing under control of the control processor. A connecting device connects each of the memories selectively to one of the control processor and the signal processor in response to an instruction from the control processor.Type: GrantFiled: November 6, 1997Date of Patent: September 17, 2002Assignee: Yamaha CorporationInventor: Kazuo Nakamura
-
Patent number: 6424870Abstract: A parallel processor system has a plurality of nodes interconnected by a network for communication under control of a network interface controller of each node. The network interface controller includes a message reception controller for receiving a message from another node and judging illustratively the status of message reception and the need to return an acknowledge message; an acknowledge generating unit for generating an acknowledge message transmission request based on predetermined information in the message and the reception status when the return of an acknowledge message is judged to be necessary; and a message transmission controller for receiving an acknowledge the message transmission request and generating and returning an acknowledge message correspondingly. At the receiving node, the network interface controller can return an acknowledge message without processor intervention.Type: GrantFiled: August 7, 1998Date of Patent: July 23, 2002Assignee: Hitachi, Ltd.Inventors: Hiromitsu Maeda, Patrick Hamilton
-
Patent number: 6404439Abstract: According to the SIMD control parallel processing method for performing common operation in parallel in a plurality of elements, comprising first retaining means for retaining operation data specified by n-bit for each of said plurality of elements; second retaining means for previously retaining operated result with all possible combinations comprising said data according to a predetermined operation; and selecting means for selecting said operated data retained in said first retaining means from among said operated results retained by said second retaining means, from among retained data obtained through operation, data corresponding to that resultant from the operation is selected for each element, thereby enabling a configuration to be simplified, smaller and less costly.Type: GrantFiled: March 4, 1998Date of Patent: June 11, 2002Assignee: Sony CorporationInventors: Jonathan Coulombe, Seiichiro Iwase
-
Patent number: 6366997Abstract: Processing element to processing element switch connection control is described using a receive model that precludes communication hazards from occurring in a synchronous MIMD mode of operation. Such control allows different communication topologies and various processing effects such as an array transpose, hypercomplement or the like to be efficiently achieved utilizing architectures, such as the manifold array processing architecture. An encoded instruction method reduces the amount of state information and setup burden on the programmer taking advantage of the recognition that the majority of algorithms will use only a small fraction of all possible mux settings available. Thus, by means of transforming the PE identification based upon a communication path specified by a PE communication instruction an efficient switch control mechanism can be used.Type: GrantFiled: August 29, 2000Date of Patent: April 2, 2002Assignee: BOPS, Inc.Inventors: Edwin F. Barry, Gerald G. Pechanek, Thomas L. Drabenstott, Edward A. Wolff, Nikos P. Pitsianis, Grayson Morris
-
Patent number: 6366998Abstract: The present invention generally relates to a hybrid VLIW-SIMD programming model for a digital signal processor. The hybrid programming model broadcasts a packet of information to a plurality of functional units or processing elements. Each packet contains several instructions having certain characteristics, such as instruction type and instruction length, among others. The hybrid programming model includes functional units which are reconfigurable based upon the instructions with an instruction packet and the availability of the functional units. The model groups the functional units such that the operations specified in the instructions can be efficiently executed and selects which functional units should be utilized for a given operation.Type: GrantFiled: October 14, 1998Date of Patent: April 2, 2002Assignee: Conexant Systems, Inc.Inventor: Moataz A. Mohamed
-
Patent number: 6356994Abstract: An indirect VLIW (iVLIW) architecture is described which contains a minimum of two instruction memories. The first instruction memory (SIM) contains short-instruction-words (SIWs) of a fixed length. The second instruction memory (VIM), contains very-long-instruction-words (VLIWs) which allow execution of multiple instructions in parallel. Each SIW may be fetched and executed as an independent instruction by one of the available execution units. A special class of SIW is used to reference the VIM indirectly to either execute or load a specified VLIW instruction (called an “XV” instruction for “eXecute VLIW”, or LV for “Load VLIW”). In these cases, the SIW instruction specifies how the location of the VLIW is to be accessed. Other aspects of this approach relate to the application of data memory addressing techniques for execution or loading of VLIWs that parallel the addressing modes used for data memory accesses.Type: GrantFiled: July 9, 1999Date of Patent: March 12, 2002Assignee: BOPS, IncorporatedInventors: Edwin F. Barry, Gerald G. Pechanek
-
Patent number: 6353898Abstract: Methods, systems, and devices are provided for managing resources in a computing cluster. The managed resources include cluster nodes themselves, as well as sharable resources such as memory buffers and bandwidth credits that may be used by one or more nodes. Resource management includes detecting failures and possible failures by node software, node hardware, interconnects, and system area network switches and taking steps to compensate for failures and prevent problems such as uncoordinated access to a shared disk. Resource management also includes reallocating sharable resources in response to node failure, demands by application programs, or other events. Specific examples provided include failure detection by remote memory probes, emergency communication through a shared disk, and sharable resource allocation with minimal locking.Type: GrantFiled: May 18, 2000Date of Patent: March 5, 2002Assignee: Novell, Inc.Inventors: Robert A Wipfel, David Murphy
-
Patent number: 6351799Abstract: The integrated circuit executes software programs. The electronic components of the integrated circuit and/or the electrical connections between them can be selectively broken and/or created. The wiring of the electronic components and/or their function and/or their mode of operation are thereby at least partly individually configured. The connections are thereby configured dynamically and in parallel during the operation of the integrated circuit.Type: GrantFiled: July 14, 1998Date of Patent: February 26, 2002Assignee: Infineon Technologies AGInventors: Dieter Födlmeier, Udo Stüting, Bernd Brachmann
-
Patent number: 6347382Abstract: A multi-port device analysis apparatus for analyzing the characteristic of a multi-port device having three or more input-output terminals. The multi-port device analysis apparatus is configured such that a test signal is sent from one port and an input signal is received by the other port. The apparatus includes a network analyzer for analyzing the characteristic of the multi-port device under test in vector values and a multi-port test set is connected to the ports of the network analyzer for converting the ports of the network analyzer to three or more ports. The multi-port device under test is connected to the multi-port test set without using a balance-unbalance converter to analyze the characteristic data of the device in vector values.Type: GrantFiled: November 30, 1998Date of Patent: February 12, 2002Assignee: Advantest Corp.Inventors: Yoshikazu Nakayama, Norihide Abiko
-
Publication number: 20010054058Abstract: Disclosed is a process for combining in parallel N sets of data, by means of N processors (P0, . . . , PN−1), to which one set of data is allocated respectively, which are mixed together for the evaluation of the result in such a manner that each said processor accesses the sets of data of all the N−1 processors in pairs in N−1 separate steps and swaps data therewith, and a step control determines the processor pairing according to an exclusive or function.Type: ApplicationFiled: October 20, 1998Publication date: December 20, 2001Inventor: ALEXANDER DEL PINO
-
Patent number: 6330657Abstract: An apparatus and method are presented for increasing the throughput within a single-channel of a pipeline microprocessor. Back-to-back pairs of micro instructions are evaluated to determine if they can be combined for execution in parallel. If so, then they are combined and issued for concurrent execution. The apparatus includes a micro instruction queue that buffers and orders micro instructions for sequential execution by the pipeline microprocessor. Within the micro instruction queue, a second micro instruction is ordered to execute immediately following execution of a first micro instruction. Pairing logic is coupled to the micro instruction queue. The pairing logic combines the first and second micro instructions so that the first and second micro instructions are executed in parallel by the pipeline microprocessor.Type: GrantFiled: May 18, 1999Date of Patent: December 11, 2001Assignee: IP-First, L.L.C.Inventors: Gerard M. Col, G. Glenn Henry
-
Patent number: 6321322Abstract: A hierarchical instruction set architecture (ISA) provides pluggable instruction set capability and support of array processors. The term pluggable is from the programmer's viewpoint and relates to groups of instructions that can easily be added to a processor architecture for code density and performance enhancements. One specific aspect addressed herein is the unique compacted instruction set which allows the programmer the ability to dynamically create a set of compacted instructions on a task by task basis for the primary purpose of improving control and parallel code density. These compacted instructions are parallelizable in that they are not specifically restricted to control code application but can be executed in the processing elements (PEs) in an array processor. The ManArray family of processors is designed for this dynamic compacted instruction set capability and also supports a scalable array of from one to N PEs.Type: GrantFiled: April 5, 2000Date of Patent: November 20, 2001Assignee: BOPS, Inc.Inventors: Gerald G. Pechanek, Edwin F. Barry, Juan Guillermo Revilla, Larry D. Larsen
-
Patent number: 6311241Abstract: A method for transferring programs to an electronic unit, in which the program to be transferred is stored on a plug-in device. The program is transferred to the electronic unit after the plug-in device has been inserted into the electronic unit, the transfer being controlled by a controller in the plug-in device. The method relates in particular to the loading of programs from a plug-in card with a SIM interface to a mobile radio terminal.Type: GrantFiled: September 27, 1999Date of Patent: October 30, 2001Assignee: Siemens AktiengesellschaftInventor: Ludwig Hofmann
-
Patent number: 6308252Abstract: A processor includes n-bit (e.g., 128-bit) register circuitry for holding instruction operands. Instruction decode circuitry decodes processor instructions from an instruction stream. Arithmetic logic (AL) circuitry is operable to perform one of a single operation on at least one m-bit maximum (e.g., 64-bit) operand provided from the n-bit register circuitry, responsive to a first single processor instruction decoded by the instruction decode circuitry, wherein m<n. In addition, the AL circuitry is operable to perform multiple parallel operations on at least two portions of one n-bit operand provided from the n-bit register circuitry. The multiple parallel operations are performed responsive to a second single instruction decoded by the instruction decode circuitry.Type: GrantFiled: February 4, 1999Date of Patent: October 23, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Rakesh Agarwal, Kamran Malik, Tatsuo Teruyama
-
Patent number: 6308279Abstract: A method and apparatus for power mode transition in a multi-thread processor. A first indication is issued, including a first identifier associated with a first logical processor in a processor, that the first logical processor has entered a power mode. A second indication is issued, including a second identifier associated with a second logical processor in the processor, that the second logical processor has entered the power mode. The indications may be, for example, stop grant acknowledge special bus cycles indicating that the logical processors have entered a stop grant mode. The processor may be transitioned to a sleep mode when both the first and second indications have been issued.Type: GrantFiled: May 22, 1998Date of Patent: October 23, 2001Assignee: Intel CorporationInventors: Bret L. Toll, Alan B. Kyker, Stephen H. Gunther
-
Publication number: 20010032303Abstract: A highly parallel data processing system includes an array of n processing elements (PEs) and a controller sequence processor (SP) wherein at least one PE is combined with the controller SP to create a Dynamic Merged Processor (DP) which supports two modes of operation. In its first mode of operation, the DP acts as one of the PEs in the array and participates in the execution of single-instruction-multiple-data (SIMD) instructions. In the second mode of operation, the DP acts as the controlling element for the array of PEs and executes non-array instructions. To support these two modes of operation, the DP includes a plurality of execution units and two general-purpose register files. The execution units are “shared” in that they can execute instructions in either mode of operation. With very long instruction word (VLIW) capability, both modes of operation can be in effect on a cycle by cycle basis for every VLIW executed.Type: ApplicationFiled: February 14, 2001Publication date: October 18, 2001Inventors: Gerald G. Pechanek, Juan G. Revilla
-
Publication number: 20010027513Abstract: A parallel processor and an image processing system incorporating such processor are disclosed. Control signals in the parallel processor are generated by an instruction sequence control unit, and divided into two: global control signals supplied to a local signal generator of arbitrary selected processor element group; and local control signals buffered by the local control signal generator and then supplied exclusively to the processor elements included in arbitrary selected processor element group. This construction of the processor alleviates deterioration in device characteristics and undesirable increase in driving power requirements.Type: ApplicationFiled: February 14, 2001Publication date: October 4, 2001Inventor: Keiichi Yoshioka
-
Patent number: 6298409Abstract: A system for monitoring issuance of interrupt and transaction commands without involving central processor units of computer systems. The system employs a fabric controller to manage transaction commands among and host devices. The system employs an interrupt controller to manage interrupt commands issued by devices. The system further employs a concurrent bridge to support communication between the controllers and at least one host device. With this system, congestion due to control and data traffic is minimized and a more efficient operation of central processor units is achieved.Type: GrantFiled: March 26, 1998Date of Patent: October 2, 2001Assignee: Micron Technology, Inc.Inventors: Tahir Q. Sheikh, Walter A. Wallach
-
Patent number: 6275845Abstract: A collective communication apparatus in a multiprocessor system which shortens communication processing time by reducing data transfer that utilizes communication paths of low performance includes a processor group defining unit for defining groups of processors, from a plurality of processors connected by communication paths of various performance levels, that are capable of implementing data transfer on a communication path or paths of equal performance levels, and creating lists of these processor groups; a master-processor registration updating unit for updating the lists by a root processor designation included in a communication request; a collective communication execution control unit for controlling, depending upon the type of collective communication, the order in which the lists are executed; and a list-referring collective communication execution unit for performing collective communication with specific processors using the lists.Type: GrantFiled: October 26, 1998Date of Patent: August 14, 2001Assignee: NEC CorporationInventor: Masanori Tamura
-
Patent number: 6275890Abstract: The present invention provides a cross-bar switch which includes a plurality of master bus ports, the master bus ports adapted to receive a plurality of master buses; a plurality of slave bus ports, the slave bus ports adapted to receive a plurality of slave buses; a manner of switching for selectively coupling the plurality of master bus ports to the plurality of slave bus ports; and a manner of configuration for prioritizing access requests by the plurality of master buses to the plurality of slave buses via the switching means. The cross-bar switch of the present invention has the capability of prioritizing requests between multiple parallel high speed buses. In a preferred embodiment, this arbitration is accomplished through Configuration Registers on the cross-bar switch. The Configuration Registers are programmable through the Device Control Register bus, which allows the cross-bar switch to be dynamically programmed and changed by a processor in a larger system.Type: GrantFiled: August 19, 1998Date of Patent: August 14, 2001Assignee: International Business Machines CorporationInventors: William Robert Lee, David Wallach
-
Patent number: 6272616Abstract: A parallel processing architecture for a digital processor capable of alternately operating in a single threaded mode, a SIMD (single instruction, multiple data) mode and a MIMD (multiple instructions, multiple data) mode. The instruction set for the processor includes instructions for switching between modes and exchanging data between the parallel processing paths. The hardware in any instruction path or portion of an instruction path which is not being used is deactivated to save power.Type: GrantFiled: June 17, 1998Date of Patent: August 7, 2001Assignee: Agere Systems Guardian Corp.Inventors: John S. Fernando, Stefan Thurnhofer
-
Patent number: 6266758Abstract: The present invention provides alignment and ordering of vector elements for SIMD processing. In the alignment of vector elements for SIMD processing, one vector is loaded from a memory unit into a first register and another vector is loaded from the memory unit into a second register. The first vector contains a first byte of an aligned vector to be generated. Then, a starting byte specifying the first byte of an aligned vector is determined. Next, a vector is extracted from the first register and the second register beginning from the first bit in the first byte of the first register continuing through the bits in the second register. Finally, the extracted vector is replicated into a third register such that the third register contains a plurality of elements aligned for SIMD processing. In the ordering of vector elements for SIMD processing, a first vector is loaded from a memory unit into a first register and a second vector is loaded from the memory unit into a second register.Type: GrantFiled: March 5, 1999Date of Patent: July 24, 2001Assignee: MIPS Technologies, Inc.Inventors: Timothy J. van Hook, Perter Hsu, William A. Huffman, Henry P. Moreton, Earl A. Killian
-
Patent number: 6260088Abstract: A single integrated circuit includes first and second data processors operating on different instruction sets independently operating on disjoint programs and data. The single integrated circuit preferably includes an external interface, a shared data transfer controller and shared memory divided into plural independently accessible memory banks. The two data processors are preferably a digital signal processor (DSP) and a reduced instruction set computer (RISC) processor. The DSP and RISC processors are suitably programmed to perform differing aspects of computer image processing.Type: GrantFiled: March 3, 2000Date of Patent: July 10, 2001Assignee: Texas Instruments IncorporatedInventors: Robert J. Gove, Keith Balmer, Nicholas Kerin Ing-Simmons, Karl Marion Guttag
-
Patent number: 6249826Abstract: After it is determined that a memory storage device supports media status notification (MSN), the operating system (OS) enables MSN by sending a command to the device that disables the ejection mechanism within the device. The operating system commences MSN operation using one of two alternative modes. In an Asynch mode, the OS issues a single status command to the device. The single status command is stored in a queue pending the occurrence of a media event related to the device's removable medium, such as an ejection request. After the media event occurs, the device completes the status command by altering the removable medium's status and reporting the altered status within a data packet sent to the OS. In a Polling mode, the OS periodically sends status commands to the device. The device ignores the status commands until a media event related to the device's removable medium occurs.Type: GrantFiled: April 14, 1997Date of Patent: June 19, 2001Assignee: Microsoft CorporationInventors: William G. Parry, Ronald O. Radko
-
Patent number: 6240486Abstract: A system and method for providing on-line, real-time, transparent data migration from an existing storage device to a replacement storage device. The existing and replacement storage devices are connected as a composite storage device that is coupled to a host, network or other data processing system. The replacement storage device includes a table which identifies data elements that have migrated to the replacement storage device. When a host system makes a data transfer request for one or more data elements, the replacement storage device determines whether the data elements have been migrated. If the data elements have migrated, the replacement storage device responds to the data transfer request independently of any interaction with the existing storage device. If the data elements have not migrated, the replacement storage device migrates the requested data elements and then responds to the data request and updates the data element map or table.Type: GrantFiled: July 29, 1999Date of Patent: May 29, 2001Assignee: EMC CorporationInventors: Yuval Ofek, Moshe Yanai
-
Patent number: 6223175Abstract: A technique for searching in a source sequence for a target sequence using parallel processing.Type: GrantFiled: October 16, 1998Date of Patent: April 24, 2001Assignee: California Institute of TechnologyInventors: Glen George, Hui Cai
-
Patent number: 6223239Abstract: A multiple use core logic chipset is provided in a computer system that may be configured either as a bridge between an accelerated graphics port (“AGP”) bus and host and memory buses, or as a bridge between a system area network interface and the host bus and the system memory bus. The function of the multiple use chipset is determined at the time of manufacture of the computer system, or in the field whether an AGP bus bridge or a system area network interface is to be implemented. Selection of the type of bus bridge (AGP or system area network interface) in the multiple use core logic chipset may be implemented by a hardware signal input, or by software during computer system configuration or power on self test (“POST”). Software configuration may also be determined upon detection of either an AGP device or a system area network interface connected to the core logic chipset.Type: GrantFiled: August 12, 1998Date of Patent: April 24, 2001Assignee: Compaq Computer CorporationInventor: Sompong Paul Olarig
-
Patent number: 6219776Abstract: A highly parallel data processing system includes an array of n processing elements (PEs) and a controller sequence processor (SP) wherein at least one PE is combined with the controller SP to create a Dynamic Merged Processor (DP) which supports two modes of operation. In its first mode of operation, the DP acts as one of the PEs in the array and participates in the execution of single-instruction-multiple-data (SIMD) instructions. In the second mode of operation, the DP acts as the controlling element for the array of PEs and executes non-array instructions. To support these two modes of operation, the DP includes a plurality of execution units and two general-purpose register files. The execution units are “shared” in that they can execute instructions in either mode of operation. With very long instruction word (VLIW) capability, both modes of operation can be in effect on a cycle by cycle basis for every VLIW executed.Type: GrantFiled: October 9, 1998Date of Patent: April 17, 2001Assignee: Billions of Operations Per SecondInventors: Gerald G. Pechanek, Juan G. Revilla
-
Patent number: 6205532Abstract: A module connection assembly connects modules in a torus configuration that can be changed remotely. In particular, a single module can be added to or deleted from the configuration by remotely switching from conducting paths that provide end-around electrical paths to conducting paths that provide pass-through electrical paths. The assembly includes two backplanes, a first set of module connectors for electrically connecting modules to one of the backplanes, and a second set of module connectors for electrically connecting modules to the other backplane. The assembly further includes configuration controllers. Each configuration controller selects between end-around electrical paths that electrically connect multiple module connectors of the first set to each other, and pass-through electrical paths that electrically connect module connectors of the first set to module connectors of the second set.Type: GrantFiled: May 22, 1998Date of Patent: March 20, 2001Assignee: Avici Systems, Inc.Inventors: Philip P. Carvey, William J. Dally, Larry R. Dennison
-
Patent number: 6199133Abstract: A management communication bus for enabling management of network devices in a network system. The network system includes at least one bus master device and at least one slave device, where the bus master and slave devices are distributed within the network devices. Each network device includes a slave device or a bus master device or both. The bus includes several conductors for state signals for defining four states for arbitration, for slave identification, for asserting an address and for asserting data corresponding to the address. The bus further includes several conductors for data signals for transferring information data depending upon the different states, where the information data includes bus request, slave identification, the address and the data corresponding to the address. Each bus master includes an interface to the bus to step through each of the states for controlling each cycle. Each bus master and slave device includes an identification number with a predetermined priority.Type: GrantFiled: March 29, 1996Date of Patent: March 6, 2001Assignee: Compaq Computer CorporationInventor: Arnold Thomas Schnell
-
Patent number: 6192384Abstract: A processor particularly useful in multimedia applications such as image processing is based on a stream programming model and has a tiered storage architecture to minimize global bandwidth requirements. The processor has a stream register file through which the processor's functional units transfer streams to execute processor operations. Load and store instructions transfer streams between the stream register file and a stream memory; send and receive instructions transfer streams between stream register files of different processors; and operate instructions pass streams between the stream register file and computational kernels. Each of the computational kernels is capable of performing compound vector operations. A compound vector operation performs a sequence of arithmetic operations on data read from the stream register file, i.e., a global storage resource, and generates a result that is written back to the stream register file.Type: GrantFiled: September 14, 1998Date of Patent: February 20, 2001Assignees: The Board of Trustees of the Leland Stanford Junior University, The Massachusetts Institute of TechnologyInventors: William J. Dally, Scott Whitney Rixner, Jeffrey P. Grossman, Christopher James Buehler
-
Patent number: 6173389Abstract: A pipelined data processing unit includes an instruction sequencer and n functional units capable of executing n operations in parallel. The instruction sequencer includes a random access memory for storing very-long-instruction-words (VLIWs) used in operations involving the execution of two or more functional units in parallel. Each VLIW comprises a plurality of short-instruction-words (SIWs) where each SIW corresponds to a unique type of instruction associated with a unique functional unit. VLIWs are composed in the VLIW memory by loading and concatenating SIWs in each address, or entry. VLIWs are executed via the execute-VLIW (XV) instruction. The iVLIWs can be compressed at a VLIW memory address by use of a mask field contained within the XV1 instruction which specifics which functional units are enabled, or disabled, during the execution of the VLIW. The mask can be changed each time the XV1 instruction is executed, effectively modifying the VLIW every time it is executed.Type: GrantFiled: December 4, 1998Date of Patent: January 9, 2001Assignee: Billions of Operations Per Second, Inc.Inventors: Gerald G. Pechanek, Juan Guillermo Revilla, Edwin F. Barry
-
Patent number: 6163823Abstract: A system for assigning unique addresses to a series of electronic units in an in-flight entertainment system. The electronic units are connected via an interconnect bus and a keyline wire. During initialization of the system, each electronic unit is enabled via the keyline. After an electronic unit is enabled, the interconnect bus transfers a unique address to the electronic unit and instructs it to ignore future address write signals. This procedure is repeated for each electronic unit in the series of electronic units. The procedure terminates when the last electronic unit requiring an address has been assigned an address.Type: GrantFiled: January 29, 1997Date of Patent: December 19, 2000Assignees: Sony Corporation, Sony Trans Com Inc.Inventor: Gregory K. Henrikson
-
Patent number: 6134516Abstract: The SEmulation system provides four modes of operation: (1) Software Simulation, (2) Simulation via Hardware Acceleration, (3) In-Circuit Emulation (ICE), and (4) Post-Simulation Analysis. At a high level, the present invention may be embodied in each of the above four modes or various combinations of these modes. At the core of these modes is a software kernel which controls the overall operation of this system. The main control loop of the kernel executes the following steps: initialize system, evaluate active test-bench processes/components, evaluate clock components, detect clock edge, update registers and memories, propagate combinational components, advance simulation time, and continue the loop as long as active test-bench processes are present.Type: GrantFiled: February 5, 1998Date of Patent: October 17, 2000Assignee: Axis Systems, Inc.Inventors: Steven Wang, Ping-Sheng Tseng, Sharon Sheau-Pyng Lin, Ren-Song Tsay, Richard Yachyang Sun, Quincy Kun-Hsu Shen, Mike Mon Yen Tsai
-
Patent number: 6128720Abstract: A multi-processor array organization is dynamically configured by the inclusion of a configuration topology field in instructions broadcast to the processors in the array. Each of the processors in the array is capable of performing a customized data selection and storage, instruction execution, and result destination selection, by uniquely interpreting a broadcast instruction by using the identity of the processor executing the instruction. In this manner, processing elements in a large multi-processing array can be dynamically reconfigured and have their operations customized for each processor using broadcast instructions.Type: GrantFiled: April 10, 1997Date of Patent: October 3, 2000Assignee: International Business Machines CorporationInventors: Gerald G. Pechanek, Larry D. Larsen, Clair John Glossner, Stamatis Vassiliaadis
-
Patent number: 6122747Abstract: A single chip application specific integrated circuit (ASIC) which provides a flexible, modular interface between a subsystem and a standard system bus. The ASIC includes a microcontroller/microprocessor, a serial interface for connection to the bus, and a variety of communications interface devices available for coupling to the subsystem. A three-bus architecture, utilizing arbitration, provides connectivity within the ASIC and between the ASIC and the subsystem. The communication interface devices include UART (serial), parallel, analog, and external device interface utilizing bus connections paired with device select signals. A low power (sleep) mode is provided as is a processor disable option.Type: GrantFiled: September 5, 1997Date of Patent: September 19, 2000Assignee: First Pass Inc.Inventors: Douglas N. Krening, Gregory B. Lannan, Michael J. Schneiderwind, Robert A. Schneiderwind, Robert T. Caffrey
-
Patent number: 6112288Abstract: A programmable, special-purpose, pipeline processing system for processing dynamic programming algorithms. The pipeline processing system includes a plurality of accelerator chips coupled in series. The first and last accelerator chips are coupled to interface logic. Each of the accelerator chips includes an instruction processor; a plurality of pipeline processor segments coupled in series. Each of the pipeline processor segments includes a plurality of pipeline processors coupled in series. Each of the pipeline processors has an output and has as one input an output from a preceding pipeline processor and, as a set of second inputs, a corresponding set of outputs from the instruction processor. Also provided is a result processor having an output, and having as one input, an output from a prior result processor, and, as a second input, the output from one of the plurality of pipeline processors.Type: GrantFiled: May 19, 1998Date of Patent: August 29, 2000Assignee: Paracel, Inc.Inventor: Michael Ullner
-
Patent number: 6105102Abstract: An apparatus and method minimizes processing resource of a host system during service of interrupts generated closely in time by at least one peripheral device. The present invention determines, before the end of a prior interrupt service routine for a prior interrupt, a predicted interrupt time point when a subsequent interrupt will be generated by the at least one peripheral device. The host system operates in a polling mode if the predicted interrupt time point is before a predetermined time period after the end of the prior interrupt service routine. Thus, the host system avoids the processing resources needed for context switching time when the subsequent interrupt is generated closely in time from the prior interrupt. The host system operates in an interrupt mode if the predicted interrupt time point is after the predetermined time period after the end of the prior interrupt service routine.Type: GrantFiled: October 16, 1998Date of Patent: August 15, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Robert A. Williams, Jerry C. Kuo
-
Patent number: 6101592Abstract: A hierarchical instruction set architecture (ISA) provides pluggable instruction set capability and support of array processors. The term pluggable is from the programmer's viewpoint and relates to groups of instructions that can easily be added to a processor architecture for code density and performance enhancements. One specific aspect addressed herein is the unique compacted instruction set which allows the programmer the ability to dynamically create a set of compacted instructions on a task by task basis for the primary purpose of improving control and parallel code density. These compacted instructions are parallelizable in that they are not specifically restricted to control code application but can be executed in the processing elements (PEs) in an array processor. The ManArray family of processors is designed for this dynamic compacted instruction set capability and also supports a scalable array of from one to N PEs.Type: GrantFiled: December 18, 1998Date of Patent: August 8, 2000Assignee: Billions of Operations Per Second, Inc.Inventors: Gerald G. Pechanek, Edwin F. Barry, Juan Guillermo Revilla, Larry D. Larsen
-
Patent number: 6098163Abstract: A data processing apparatus includes a three input arithmetic logic unit (230) that generates a combination of the three inputs that is selected by a function signal. Data registers (200) store the three data inputs and the arithmetic logic unit output. The second input signal comes from a controllable shifter (235). The shift amount is a default shift amount stored in a special data register, a predetermined set of bits of data recalled from a data register or zero. A one's constant source (236) is connected to the shifter (235) to supply a multibit digital signal of "1". This permits generating a second input signal of the form 2.sup.N, with N being the shift amount. The output of the shifter (235) may be stored independently of the arithmetic logic unit (230) result. The third input signal comes from a multiplexer (233) that selects between an instruction specified immediate field, data recalled from a data register or a mask input from a mask generator (239).Type: GrantFiled: November 30, 1993Date of Patent: August 1, 2000Assignee: Texas Instruments IncorporatedInventors: Karl M. Guttag, Keith Balmer, Robert J. Gove, Christopher J. Read, Jeremiah E. Golston, Sydney W. Poland, Nicholas Ing-Simmons, Phillip Moyse
-
Patent number: 6094715Abstract: A parallel array processor for massively parallel applications is formed with low power CMOS with DRAM processing while incorporating processing elements on a single chip. Eight processors on a single chip have their own associated processing element, significant memory, and I/O and are interconnected with a hypercube based, but modified, topology. These nodes are then interconnected, either by a hypercube, modified hypercube, or ring, or ring within ring network topology. Conventional microprocessor MMPs consume pins and time going to memory. The new architecture merges processor and memory with multiple PMEs (eight 16 bit processors with 32K and I/O) in DRAM and has no memory access delays and uses all the pins for networking. The chip can be a single node of a fine-grained parallel processor. Each chip will have eight 16 bit processors, each processor providing 5 MIPs performance. I/O has three internal ports and one external port shared by the plural processors on the chip.Type: GrantFiled: June 7, 1995Date of Patent: July 25, 2000Assignee: International Business Machine CorporationInventors: Paul Amba Wilkinson, James Warren Dieffenderfer, Peter Michael Kogge, Nicholas Jerome Schoonover
-
Patent number: 6079008Abstract: A parallel processing system or processor has a computing architecture including a plurality of execution units to repeatedly distribute instruction streams within the processor via corresponding buses, and a series of processing units to access the buses and selectively execute the distributed instruction streams. The execution units each retrieve an instruction stream from an associated memory and place the instruction stream on a corresponding bus, while the processing units individually may select and execute any instruction stream placed on the corresponding buses. The processing units autonomously execute conditional instructions (e.g., IF/ENDIF instructions, conditional looping instructions, etc.), whereby an enable flag within the processing unit is utilized to indicate occurrence of conditions specified within a conditional instruction and control selective execution of instructions in response to occurrence of those conditions.Type: GrantFiled: April 3, 1998Date of Patent: June 20, 2000Assignee: Patton Electronics Co.Inventor: William B. Clery, III
-
Patent number: 6067609Abstract: An apparatus for processing data has a Single-Instruction-Multiple-Data (SIMD) architecture, and a number of features that improve performance and programmability. The apparatus includes a rectangular array of processing elements and a controller. The apparatus offers a number of techniques for shifting image data within the array. A first technique, the ROLL option, simultaneously shifts image planes in opposite directions within the array. A second technique, the gated shift option, makes a normal shift of an image plane to neighboring PEs conditional, for each PE, upon a value stored in a mask register of each PE. A third technique, the carry propagate option, combines the computations from multiple PEs in order to complete an n-bit operation in fewer than n clocks by forming "supercells" within the array. The apparatus also includes a multi-bit X Pattern register and a multi-bit Y Pattern register.Type: GrantFiled: April 9, 1998Date of Patent: May 23, 2000Assignee: TeraNex, Inc.Inventors: Woodrow L. Meeker, Andrew P. Abercrombie
-
Patent number: 6055594Abstract: A byte accessible memory interface circuit using a reduced set of memory control signals. The present invention includes an interface circuit having a reduced set of memory control signals for performing word length reads and writes to an external memory module containing a plurality of integrated circuit (IC) memory chips. The interface circuit contains a respective multiplexer and a respective register circuit for each byte of the word length data. The multiplexers select a byte of data from either an on-chip data bus or from a bus carrying data read from the external memory module. To perform a full length word write, the data from the on-chip bus is loaded into the registers (via the multiplexers) and then written to the memory module. To perform a partial length word write, a pre-read operation is performed at the target address and a word length data is loaded into the registers. The new data is then received over the on-chip data bus and routed by the multiplexers into the byte locations to be changed.Type: GrantFiled: August 24, 1998Date of Patent: April 25, 2000Assignee: 3Com CorporationInventors: Burton B. Lo, Anthony L. Pan
-
Patent number: 6047366Abstract: A single-instruction multiple-data (SIMD) processor (10) that incorporates features for horizontal scaling of video data. The processor (10) has a data input register (11) that is operable to store input data word in sequential locations in the data input register (11) and transfer the input data words to an array of processing elements. The processor (10) also has an output data register (16) operable to receive data output words from the array of processing elements and to output said data output words from sequential locations of said output data array. An input skip signal input to the processor causes a sequential data write operation to skip a location of the input data register while an output skip signal to the processor causes a sequential data read operation to skip a location of the output data register.Type: GrantFiled: December 18, 1997Date of Patent: April 4, 2000Assignee: Texas Instruments IncorporatedInventors: Kazuhiro Ohara, Hiroshi Miyaguchi, Yuji Yaguchi
-
Patent number: 6041400Abstract: A circuit arrangement and method utilize a distributed extensible processing architecture to allocate various DSP functions or operations between multiple processing cores disposed on an integrated circuit device. Each processing core includes one or more hardwired datapaths to provide one or more DSP operations. Moreover, each processing core includes a programmable controller that controls the operation of each hardwired datapath via a local computer program executed by the controller. Furthermore, the processing cores are coupled to one another over a communications bus to permit data to be passed between the cores and thereby permit multiple DSP operations to be performed on data supplied to the device.Type: GrantFiled: October 26, 1998Date of Patent: March 21, 2000Assignees: Sony Corporation, Sony Electronics Inc.Inventors: Taner Ozcelik, Shirish Gadre, Yew-Koon Tan
-
Patent number: RE36954Abstract: In a parallel computer system using a SIMD method constituted by a controller and a plurality of processor elements, each of the processor elements has a storage unit to store data to be processed, the controller controls operation of the processor elements, and the parallel computer system performs processing of the data based on a calculation control signal transmitted from the controller. The parallel computer system further a data collection unit connected between the processor elements and the controller for receiving output data from the processor elements, performing a predetermined calculation, and outputting calculated data to the controller; and a calculation control unit connected between the data collection unit and the controller for transmitting the calculation control signal from the controller to the data calculation unit to make it possible to perform the predetermined calculation in the data collection circuit.Type: GrantFiled: July 19, 1995Date of Patent: November 14, 2000Assignee: Fujitsu Ltd.Inventors: Tatsuya Shindo, Kaoru Kawamura, Masanobu Umeda, Toshiyuki Shibuya, Hideki Miwatari