Microprocessor Or Multichip Or Multimodule Processor Having Sequential Program Control Patents (Class 712/32)
-
Patent number: 8566570Abstract: In a system having a plurality of processing nodes, a control node divides a task into a plurality of sub-tasks, and assigns the sub-tasks to one or more additional processing nodes which execute the assigned sub-tasks and return the results to the control node, thereby enabling a plurality of processing nodes to efficiently and quickly perform memory initialization and test of all assigned sub-tasks.Type: GrantFiled: October 10, 2012Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventor: Oswin E. Housty
-
Patent number: 8561164Abstract: A computer or microchip including one or more microprocessors or processing units, at least one network communication component, and an internal hardware firewall. located on a microchip and configured to separate a protected side of the computer or microchip from an unprotected side of the computer or microchip, the unprotected side being configured to connect to a network. The hardware protected side of the computer or microchip includes at least one microprocessor or processing unit. The unprotected network side of the computer or microchip is located between the internal hardware firewall and the network and includes the at least one unprotected microprocessors or processing units and network communications components. The unprotected microprocessors or processing units and network communications components are separate components and both are separate from the internal hardware firewall. The computer or microchip can be actively configured, including using microchips with field programmable gate arrays.Type: GrantFiled: July 1, 2010Date of Patent: October 15, 2013Inventor: Frampton E. Ellis, III
-
Patent number: 8554007Abstract: An image processing apparatus includes a storage that stores, therein, edge position data indicating the position of a first edge image that represents a first edge of a first object image representing an object in a first image, a determination portion that detects a second edge image based on the edge position data and a specific scaling factor, the second edge image representing a second edge of a second object image that represents the object in a second image, the second image being obtained by modifying the size or the resolution of the first image by increasing the number of pixels by ? times (?>1) corresponding to the scaling factor, the second edge having a width equal to that of the first edge, and a removal portion that performs a process for deleting an edge of an inner area surrounded by the second edge image.Type: GrantFiled: March 17, 2011Date of Patent: October 8, 2013Assignee: Konica Minolta Business Technologies, Inc.Inventor: Hideyuki Hashimoto
-
Patent number: 8555032Abstract: Embodiments of the present invention are directed to a microcontroller device having a microprocessor, programmable memory components, and programmable analog and digital blocks. The programmable analog and digital blocks are configurable based on programming information stored in the memory components. Programmable interconnect logic, also programmable from the memory components, is used to couple the programmable analog and digital blocks as needed. The advanced microcontroller design also includes programmable input/output blocks for coupling selected signals to external pins. The memory components also include user programs that the embedded microprocessor executes. These programs may include instructions for programming the digital and analog blocks “on-the-fly,” e.g., dynamically. In one implementation, there are a plurality of programmable digital blocks and a plurality of programmable analog blocks.Type: GrantFiled: June 27, 2011Date of Patent: October 8, 2013Assignee: Cypress Semiconductor CorporationInventor: Warren Snyder
-
Publication number: 20130262818Abstract: This invention deals generally with DNA-based microprocessors. In an exemplary embodiment of the invention, a DNA lattice or grid with photoreceptors forms a microprocessor and is configured to perform the functions of a series of logic gates. An input signal is supplied to the DNA lattice by shining a light signal on the lattice. The lattice performs the functions of the series of logic gates that are placed on the lattice. The lattice, in turn, supplies an augmented light output signal, which is decoded to reflect the processing by the DNA-based microprocessor.Type: ApplicationFiled: March 25, 2013Publication date: October 3, 2013Inventor: David Bobbak Zakariaie
-
Patent number: 8549261Abstract: Computational unit area selecting units, each of which is provided in individual multiple cores, sequentially select uncomputed computational unit areas in a computational area. Computing units, each of which is provided in the individual multiple cores, perform computation for the selected computational unit areas. In addition, the computing units write computational results in a memory device which is accessible from each of the multiple cores. Computational result transmitting unit of the core performs computational result acquisition and transmission processing in a different time period with respect to each of multiple computational result transmission areas. The computational result acquisition processing is for acquiring, from the memory device, computational results related to the computational result transmission areas.Type: GrantFiled: April 30, 2012Date of Patent: October 1, 2013Assignee: Fujitsu LimitedInventor: Yoshie Inada
-
Patent number: 8543860Abstract: A clocking system, comprises a plurality of clocked data processing devices and a clock control circuit controlling a generation of a plurality of clock signals and an application of the clock signals to the plurality of data processing devices, allowing to clock at least one of the data processing devices while freezing all but the at least one of the data processing devices. A method for clocking a plurality of clocked data processing devices comprises controlling a generation of a plurality of clock signals and controlling an application of the clock signals to the plurality of data processing devices, allowing to clock at least one of the data processing devices while freezing all but the at least one of the data processing devices.Type: GrantFiled: August 26, 2008Date of Patent: September 24, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Derek Beattie, Carl Culshaw, Alan Devine, James Andrew Collier Scobie
-
Patent number: 8533716Abstract: A method and apparatus for resource management in a multicore processor is disclosed. A system management controller (130) provides omnipresent scheduling, synchronization, load balancing, and power and memory management services to each processing resource (150) within in a multicore processor (10), via a plurality of system management clients (120) implemented in hardware or software. The controller (130) allocates the tasks executing in each processing resource (150) by means of interrupt control signals, which interact directly with the system management clients (120), enabling processing resources (150) to autonomously create, execute and distribute tasks around a parallel system architecture whilst monitoring and policing the use of shared system resources (140).Type: GrantFiled: March 31, 2004Date of Patent: September 10, 2013Assignees: Synopsys, Inc., Fujitsu Semiconductor LimitedInventor: Mark David Lippett
-
Patent number: 8522254Abstract: An integrated processor block of the network on a chip is programmable to perform a first function. The integrated processor block includes an inbox to receive incoming packets from other integrated processor blocks of a network on a chip, an outbox to send outgoing packets to the other integrated processor blocks, an on-chip memory, and a memory management unit to enable access to the on-chip memory.Type: GrantFiled: June 25, 2010Date of Patent: August 27, 2013Assignee: International Business Machines CorporationInventors: Mark J. Hickey, Eric O. Mejdrich, Adam J. Muff, Paul E. Schardt, Robert A. Shearer, Matthew R. Tubbs, Charles D. Wait
-
Publication number: 20130219149Abstract: A single instruction multiple data processing pipeline 12 for processing floating point operands includes shared special case handling circuitry 34 for performing any operand dependent special case processing operations. The operand dependent special case processing operations result from special case conditions such as operands that are denormal, an infinity, a not-a-number and a floating point number requiring format conversion. The pipeline 12 may in some embodiments be stalled while the operands requiring special case processing are serially shifted to and from the shared special case handling circuitry 34. In other embodiments the instruction in which the special case condition for an operand arose may be recirculated through the pipeline with permutation circuitry 86, 94 being used to swap the operands between lanes in order to place the operand(s) requiring special case processing operations into the lane containing the shared special case handling circuitry 98.Type: ApplicationFiled: February 22, 2012Publication date: August 22, 2013Applicant: ARM LIMITEDInventors: Sean Tristram ELLIS, Simon Alex Charles, Andrew Burdass
-
Patent number: 8510336Abstract: A transactional file system wherein multiple file system operations may be performed as a transaction. An application specifies that file system-related operations are to be handled as a transaction, and the application is given a file handle associated with a transaction context. For file system requests associated with a transaction context, a file system component manages operations consistent with transactional behavior. Logging and recovery are also facilitated by logging page data separate from the main log with a unique signature that enables the log to determine whether a page was fully flushed to disk prior to a system crash.Type: GrantFiled: July 13, 2011Date of Patent: August 13, 2013Assignee: Microsoft CorporationInventors: Surendra Verma, Thomas J. Miller, Robert G. Atkinson
-
Patent number: 8499182Abstract: A semiconductor device has reduced power consumption and processing time associated with the release of a low power consumption state set by a central processing unit thereof. The semiconductor device controls a relationship between a forcible release and reset of the low power consumption state previously set by the central processing unit. In one embodiment, a forcible release control circuit forcibly releases the supply and stop of power and clocks previously set to one or more controlled circuits, only during a period required by a signal outputted from a requesting circuit, which requesting circuit may be either internal to the device or external to the device. Once the request signal from the requesting circuit has ended, the controlled circuits and, if appropriate, the central processing unit as well, are restored to the original low power consumption state.Type: GrantFiled: February 21, 2011Date of Patent: July 30, 2013Assignee: Renesas Electronics CorporationInventor: Masaki Fujigaya
-
Patent number: 8473906Abstract: The present invention relates generally to computer programming, and more particularly to, systems and methods for parallel distributed programming. Generally, a parallel distributed program is configured to operate across multiple processors and multiple memories. In one aspect of the invention, a parallel distributed program includes a distributed shared variable located across the multiple memories and distributed programs capable of operating across multiple processors.Type: GrantFiled: April 1, 2010Date of Patent: June 25, 2013Assignee: The Regents of the University of CaliforniaInventors: Lei Pan, Lubomir R. Bic, Michael B. Dillencourt
-
Patent number: 8473681Abstract: A cache-coherence protocol distributes atomic operations among multiple processors (or processor cores) that share a memory space. When an atomic operation that includes an instruction to modify data stored in the shared memory space is directed to a first processor that does not have control over the address(es) associated with the data, the first processor sends a request, including the instruction to modify the data, to a second processor. Then, the second processor, which already has control of the address(es), modifies the data. Moreover, the first processor can immediately proceed to another instruction rather than waiting for the address(es) to become available.Type: GrantFiled: February 2, 2010Date of Patent: June 25, 2013Assignee: Rambus Inc.Inventors: Qi Lin, Liang Peng, Craig E. Hampel, Thomas J. Sheffler, Steven C. Woo, Bohuslav Rychlik
-
Patent number: 8438578Abstract: Data processing on a network on chip (‘NOC’) that includes IP blocks, routers, memory communications controllers, and network interface controllers; each IP block adapted to a router through a memory communications controller and a network interface controller; each memory communications controller controlling communication between an IP block and memory; each network interface controller controlling inter-IP block communications through routers; each IP block adapted to the network by a low latency, high bandwidth application messaging interconnect comprising an inbox and an outbox; a computer software application segmented into stages, each stage comprising a flexibly configurable module of computer program instructions identified by a stage ID with each stage executing on a thread of execution on an IP block; and at least one of the IP blocks comprising an input/output (‘I/O’) accelerator that administers at least some data communications traffic to and from the at least one IP block.Type: GrantFiled: June 9, 2008Date of Patent: May 7, 2013Assignee: International Business Machines CorporationInventors: Russell D. Hoover, Jon K. Kriegel, Eric O. Mejdrich
-
Patent number: 8433747Abstract: Systems and methods to implement a graphics remoting architecture for rendering graphics images at remote clients are disclosed. In one implementation, when a D3D application hosted on a remote server is used by a remote client, the graphics associated with the D3D application are created and rendered at the remote client. For this, the D3D commands and D3D objects corresponding to the graphics are abstracted into data streams at the remote server. The data streams are then sent to the remote client. At the remote client, the D3D commands and D3D objects are extracted from the data streams and executed to create the graphics images. The graphics images are then rendered and displayed using output devices at the remote client.Type: GrantFiled: February 1, 2008Date of Patent: April 30, 2013Assignee: Microsoft CorporationInventors: Kan Qiu, Nadim Y. Abdo
-
Patent number: 8429441Abstract: A method, computer program product and system for controlling the maximum turbo mode of a processor in a turbo boost state. The method comprises limiting a maximum turbo mode available to the processor by over-reporting the amount of current drawn by the processor to the current monitoring feedback line to the processor, wherein the processor uses the over-reported current to maintain operation of the processor within performance specifications of the processor. An automatic calibration routine may be used to determine nominal amounts of current over-reporting that may be used to prevent the processor performance from exceeding the maximum turbo mode. In one embodiment, a digital potentiometer is included in the voltage regulator circuit to over-report the current as instructed.Type: GrantFiled: April 19, 2010Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Brian A. Baker, Justin P. Bandholz, William H. Cox, Jr., Sumeet Kochar, Ivan R. Zapata
-
Publication number: 20130086357Abstract: A central processing unit includes a register file having a plurality of read ports, a first execution unit having a first plurality of input ports, and logic operable to selectively couple different arrangements of the read ports to the input ports. A method for reading operands from a register file having a plurality of read ports by a first execution unit having a first plurality of input ports includes scheduling an instruction for execution by the first execution unit and selectively coupling a particular arrangement of the read ports to the input ports based on a type of the instruction.Type: ApplicationFiled: September 29, 2011Publication date: April 4, 2013Inventors: Jeffrey P. Rupley, Dimitri Tan
-
Patent number: 8412916Abstract: An integrated circuit also referred to as an integrated computing system has a single substrate that has either deposited thereon or etched thereon, a central processing unit, a north bridge, a south bridge, and a graphics controller. An internal bus is coupled between the north bridge and the central processing unit. The central processing unit and north bridge do not require interfaces to perform bus protocol conversions.Type: GrantFiled: June 24, 2010Date of Patent: April 2, 2013Assignee: ATI Technologies ULCInventors: Adrian Sfarti, Korbin Van Dyke, Michael Frank, Arkadi Avrukin
-
Patent number: 8379819Abstract: Improved indexing of telephony sessions is achieved by: (a) receiving, during the recording of the telephony session or during a playback of the recording, an indication including parameters which identify a discrete segment of the recording as being of interest; and (b) storing, in an index associated with the recording of the session, an identifier which identifies that discrete segment of the recording.Type: GrantFiled: December 24, 2008Date of Patent: February 19, 2013Assignee: Avaya IncInventors: Alan Diskin, Tony McCormack, John Yoakum, Neil O'Connor
-
Patent number: 8380966Abstract: Techniques for the design and use of a digital signal processor, including (but not limited to) for processing transmissions in a communications (e.g., CDMA) system. Stuffing instructions in a processing pipeline of a multi-threaded digital signal processor provides for operating a core processor process and a debugging process within a debugging mechanism. Writing a stuff instruction into a debugging process registry and a stuff command in a debugging process command register provides for identifying a predetermined thread of the multi-threaded digital signal processor in which to execute the stuff instruction. The instruction stuffing process issues a debugging process control resume command during a predetermined stage of executing on the predetermined thread and directs the core processor to perform the stuff instruction during the debugging process. The core processor may then execute the stuffed instruction in association with the core processor process and the debugging process.Type: GrantFiled: November 15, 2006Date of Patent: February 19, 2013Assignee: QUALCOMM IncorporatedInventors: Lucian Codrescu, William C. Anderson, Suresh Venkumahanti, Louis Achille Giannini, Manojkumar Pyla, Xufeng Chen
-
Patent number: 8370664Abstract: An electric device is capable of operating in a normal operation mode and a power save operation mode. The electric device includes a first processor for processing information input externally in the normal operation mode, and a second processor for processing an internal operation of the electric device in the normal operation mode. The second processor consumes power smaller than that of the first processor. In the electric device, power of the first processor is restricted through a restriction process in the power save operation mode. Further, in the power save operation mode, the second processor restricts the internal operation and processes the information input externally. When the second processor detects the information input externally, power of the first processor is released through a restriction releasing process.Type: GrantFiled: June 16, 2010Date of Patent: February 5, 2013Assignee: Oki Data CorporationInventor: Tatsumi Yamaguchi
-
Patent number: 8365172Abstract: A computer implemented method, data processing system, and computer program product for dynamically scheduling algorithms in a pipeline which operate on a stream of data. The illustrative embodiments determine a computational cost of each algorithm in a plurality of algorithms in a pipeline. The plurality of algorithms in the pipeline processes an incoming data stream in a first sequential algorithm order. The illustrative embodiments reorder the plurality of algorithms in the pipeline to form a second sequential algorithm order based on the computational cost of each algorithm. The plurality of algorithms may then be executed in the second sequential algorithm order. When the illustrative embodiments assign a spare processing unit to an algorithm at an end of the pipeline, the computational cost of each algorithm in the plurality of algorithms in the pipeline is redetermined.Type: GrantFiled: May 7, 2008Date of Patent: January 29, 2013Assignee: International Business Machines CorporationInventors: Nathan D. Fontenot, Jacob Lorien Moilanen, Joel Howard Schopp, Michael Thomas Strosaker
-
Publication number: 20130007490Abstract: A multicore processor system having multiple cores, includes processors configured to measure bandwidth of a network; compare the measured bandwidth and a given threshold; determine among the cores and based on an obtained comparison result, a core adjustment number by which the number of cores executing a given process related to data communicated through the network is adjusted; calculate the number of executing cores after adjustment by the core adjustment number and based on the number of cores executing the given process before the adjustment and the determined core adjustment number; specify a core executing the given process among the cores and based on the calculated number of executing cores after the adjustment; and distribute the communicated data to the specified core executing the given process.Type: ApplicationFiled: September 10, 2012Publication date: January 3, 2013Applicant: FUJITSU LIMITEDInventors: Koichiro Yamashita, Hiromasa Yamauchi, Kiyoshi Miyazaki, Takahisa Suzuki, Koji Kurihara
-
Patent number: 8347301Abstract: Device, system, and method of executing multithreaded applications. Some embodiments include a task scheduler to receive application information related to one or more parameters of at least one multithreaded application to be executed by a multi-core processor including a plurality of cores and, based on the application information and based on architecture information related to an arrangement of the plurality of cores, to assign one or more tasks of the multithreaded application to one or more cores of the plurality of cores. Other embodiments are described and claimed.Type: GrantFiled: June 30, 2008Date of Patent: January 1, 2013Assignee: Intel CorporationInventors: Wenlong Li, Xiaofeng Tong, Aamer Jaleel
-
Publication number: 20120297166Abstract: A stack processor using a non-volatile, ferroelectric random access memory (F-RAM) for both code and data space. The stack processor is operative in response to as many as 64 possible instructions based upon a 16 bit word. Each of the instructions in the 16 bit word comprises 3 five bit instructions and a 16th bit which is applicable to each of the 3 five bit instructions thereby making each instruction effectively 6 bits wide.Type: ApplicationFiled: May 9, 2012Publication date: November 22, 2012Applicant: Ramtron International CorporationInventor: Franck Fillere
-
Publication number: 20120297165Abstract: The invention relates to an electronic device for data processing, which includes an execution unit with a temporary register, a register file, a first feedback path from the data output of the execution unit to the register file, a second feedback path from the data output of the execution unit to the temporary register, a switch configured to connect the first feedback path and/or the second feedback path, and a logic stage coupled to control the switch. The control stage is configured to control the switch to connect the second feedback path if the data output of an execution unit is used as an operand in the subsequent operation of an execution unit.Type: ApplicationFiled: September 9, 2011Publication date: November 22, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Marko Krüger, Steven Bartling, Markus Kösler
-
Patent number: 8312251Abstract: A companion chip for a microcontroller has a microprocessor bus domain and a peripheral module bus domain, which are connected to each other via a bus bridge. The microprocessor bus domain includes at least one microprocessor core, and the peripheral module bus domain includes at least one global time-management module as well as modules for communication with the outside world and for signal processing. The companion chip further includes at least one FIFO module for transmitting data within the chip, and between the chip and the microcontroller, and a management module connected to the FIFO module, which ensures the consistency of the data by associating a respective time value and/or an angle of rotation.Type: GrantFiled: July 23, 2008Date of Patent: November 13, 2012Assignee: Robert Bosch GmbHInventors: Matthias Knauss, Stephen Schmitt, Thomas Lindenkreuz, Udo Schulz, Juergen Hanisch, Rolf Kurrer
-
Patent number: 8307198Abstract: In a system having a plurality of processing nodes, a control node divides a task into a plurality of sub-tasks, and assigns the sub-tasks to one or more additional processing nodes which execute the assigned sub-tasks and return the results to the control node, thereby enabling a plurality of processing nodes to efficiently and quickly perform memory initialization and test of all assigned sub-tasks.Type: GrantFiled: November 24, 2009Date of Patent: November 6, 2012Assignee: Advanced Micro Devices, Inc.Inventor: Oswin E. Housty
-
Patent number: 8301866Abstract: An information delivery apparatus includes an encoding information collection unit which collects information used to encode content information, a generation unit which predicts decode processes of the content information based on the collected information, and generates configuration information used to configure data paths required to execute the decode processes, an embedding unit which embeds the configuration information in the content information, and a delivery unit which delivers the content information embedded with the configuration information.Type: GrantFiled: March 29, 2007Date of Patent: October 30, 2012Assignee: Canon Kabushiki KaishaInventor: Takahiro Kurosawa
-
Patent number: 8296550Abstract: A hierarchical register file included in a hierarchical microprocessor that includes a plurality of execution clusters. An embodiment of the a hierarchical register file includes a first-level register file including a plurality of mappable registers. where the first level register filed is configured to allocate the mappable registers to store execution results of instructions executed by the execution clusters and provide secondary register storage for each of the execution clusters. The hierarchical register file also includes a plurality of second-level register files operatively coupled with the first-level register file, where the plurality of second-level register files are configured to store instruction operands and provide the instruction operands to respective execution units of the execution clusters for use in executing associated instructions.Type: GrantFiled: October 31, 2007Date of Patent: October 23, 2012Assignee: The Invention Science Fund I, LLCInventor: Andrew Forsyth Glew
-
Publication number: 20120265965Abstract: A processing bypass directory system and method are disclosed. In one embodiment, a bypass directory tracking process includes setting bits in a bypass directory when a corresponding architectural register is written. The bits are selectively cleared in the bypass directory each cycle. The configuration of the bits is utilized to determine which stage of a bypass path processing information is at.Type: ApplicationFiled: June 25, 2012Publication date: October 18, 2012Inventors: Alexander Klaiber, Guillermo Rozas
-
Patent number: 8284207Abstract: A multi-pass method of generating an image frame of a 3D scene while eliminating the overdrawing of objects within the multiple graphics processing pipelines (GPPLs) supported on a parallel graphics processing system The GPPLs include a primary GPPL, and each GPPL, includes a color frame buffer and Z depth buffer. The GPPLs support an object-division based parallel graphics rendering process, in which the 3D scene is decomposed into objects that are assigned to particular GPPLs for processing. The multi-pass method involves, during a first pass, locally a Global Depth Map (GDM) which is provided to the Z depth buffer of each GPPL. This step involves the transmission of graphics commands and data for all objects in the image frame, to all GPPLs to be rendered. Then, during subsequent passes, a complementary-type partial image consisting of visible pixels only is generated within the color buffer of each GPPL using the GDM and a Z test filter supported by the Z depth buffer.Type: GrantFiled: August 29, 2008Date of Patent: October 9, 2012Assignee: Lucid Information Technology, Ltd.Inventors: Reuven Bakalash, Yaniv Leviathan
-
Patent number: 8275976Abstract: A hierarchical instruction scheduler included in a hierarchical microprocessor comprising a plurality of execution clusters. In one embodiment, a hierarchical instruction scheduler comprises a first-level instruction scheduler configured to receive instructions for execution; store first operand status information for respective operands of the instructions; and dispatch the instructions to respective execution clusters based on the instructions' respective first operand status information.Type: GrantFiled: October 31, 2007Date of Patent: September 25, 2012Assignee: The Invention Science Fund I, LLCInventor: Andrew Forsyth Glew
-
Patent number: 8266412Abstract: A hierarchical store buffer included in a hierarchical microprocessor includes a plurality of execution clusters. An embodiment of a hierarchical store buffer includes a first-level store buffer configured to receive data values to be written to a memory subsystem from the plurality of execution clusters and store the received data values prior to writing the data values to the memory subsystem and a plurality of second-level store buffers each operatively coupled with the first-level store buffer, each second-level store buffer being included in a respective execution cluster.Type: GrantFiled: October 31, 2007Date of Patent: September 11, 2012Assignee: The Invention Science Fund I, LLCInventor: Andrew Forsyth Glew
-
Patent number: 8261085Abstract: According to some implementations methods, apparatus and systems are provided involving the use of processors having at least one core with a security component, the security component adapted to read and verify data within data blocks stored in a L1 instruction cache memory and to allow the execution of data block instructions in the core only upon the instructions being verified by the use of a cryptographic algorithm.Type: GrantFiled: September 26, 2011Date of Patent: September 4, 2012Assignee: Media Patents, S.L.Inventor: Álvaro Fernández Gutiérrez
-
Patent number: 8255703Abstract: A method for performing a hash operation, including providing an atomic hash instruction that directs a microprocessor to perform a the hash operation and to indicate whether the hash operation has been interrupted by an interrupting event; translating the atomic hash instruction into first and second micro instructions; via a hash unit, first executing the first micro instructions to accomplish the hash operation according to the hash mode; and via an integer unit, second executing the second micro instructions in parallel with the first executing to test a bit in a flags register, to update text pointer registers, and to process interrupts during execution of the hash operation. The atomic hash instruction has an opcode field, configured to prescribe the hash operation, and a hash mode field, configured to prescribe that the microprocessor accomplish the hash operation according to a one of a plurality of hash modes.Type: GrantFiled: January 20, 2011Date of Patent: August 28, 2012Assignee: VIA Technologies, Inc.Inventors: Thomas A. Crispin, G. Glenn Henry, Terry Parks
-
Publication number: 20120204003Abstract: A mechanism is provided for invoking multi-library application on a multiple processor system, wherein the multiple processor system comprises a Power Processing Element (PPE) and a plurality of Synergistic Processing Element (SPE). Applications including multi-libraries run in the memory of the PPEs. The mechanism comprises maintaining the status of each SPE in the applications running on the PPE, where there are SPE agents for capturing the instructions from the PPE in the SPEs that have been started. In response to a request for invoking a library, the PPE determines whether the number of available SPEs for invoking the library is adequate based on the current status of SPEs. If the number of available SPEs is adequate, the PPE sends a run instruction to selected SPEs. After finishing the invocation of all libraries, the PPE sends termination instructions to all started SPEs.Type: ApplicationFiled: April 20, 2012Publication date: August 9, 2012Applicant: International Business Machines CorporationInventors: Hui Li, Hong Bo Peng, Bai Ling Wang
-
Patent number: 8230425Abstract: Methods and arrangements of assigning tasks to processors are discussed. Embodiments include transformations, code, state machines or other logic to detect an attempt to execute an instruction of a task on a processor not supporting the instruction (non-supporting processor). The method may involve selecting a processor supporting the instruction (supporting physical processor). In many embodiments, the method may include storing data about the attempt to execute the instruction and, based upon the data, making another assignment of the task to a physical processor supporting the instruction. In some embodiments, the method may include representing the instruction set of a virtual processor as the union of the instruction sets of the physical processors comprising the virtual processor and assigning a task to the virtual processor based upon the representing.Type: GrantFiled: July 30, 2007Date of Patent: July 24, 2012Assignee: International Business Machines CorporationInventors: Manish Ahuja, Nathan Fontenot, Jacob L. Moilanen, Joel H. Schopp, Michael T. Strosaker
-
Patent number: 8225122Abstract: By supplying auxiliary power to a blade's optional components, instead of polling the blade for the power requirements of a fully configured module, each installed component can be individually polled and the values summed to produce a more accurate value representing the actual power needs of a blade system prior to booting.Type: GrantFiled: August 29, 2011Date of Patent: July 17, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventor: Peter Hansen
-
Patent number: 8219796Abstract: A method and a device for controlling a computer system having at least two execution units, switchover operations being carried out between at least two operating modes, and a first operating mode corresponding to a comparison mode and a second operating mode corresponding to a performance mode. At least one set of runtime objects is defined; at least one identifier is assigned to each runtime object of the defined set; and the identifier assigns at least the two operating modes to the runtime object.Type: GrantFiled: July 26, 2006Date of Patent: July 10, 2012Assignee: Robert Bosch GmbHInventors: Reinhard Weiberle, Bernd Mueller, Eberhard Boehl, Yorck von Collani, Rainer Gmehlich
-
Publication number: 20120173846Abstract: In a network-on-chip (NoC) system, multiple data messages may be transferred among modules of the system. Power consumption due to the transfer of the messages may affect a cost and overall performance of the system. A described technique provides a way to reduce a volume of data transferred in the NoC system by exploiting redundancy of data messages. Thus, if a data message to be sent from a source in the NoC includes so-called “zero” bytes that are bytes including only bits set to “0,” such zero bytes may not be transmitted in the NoC. Information on whether each byte of the data message is a zero byte may be recorded in a storage such as a data structure. This information, together with non-zero bytes of the data message, may form a compressed version of the data message. The information may then be used to uncompress the compressed data message at a destination.Type: ApplicationFiled: December 14, 2011Publication date: July 5, 2012Applicant: STMicroelectronics (Beijing) R&D Co., Ltd.Inventors: Kai Feng Wang, Peng Fei Zhu, Hong Xia Sun, Yong Qiang Wu
-
Publication number: 20120173847Abstract: A parallel processor and a method for concurrently processing threads in the parallel processor are disclosed. The parallel processor comprises: a plurality of thread processing engines for processing threads distributed to the thread processing engines, and the plurality of thread processing engines being connected in parallel; a thread management unit for obtaining, judging the statuses of the plurality of thread processing engines, and distributing the threads in a waiting queue among the plurality of thread processing engines.Type: ApplicationFiled: November 5, 2009Publication date: July 5, 2012Inventors: Simon Moy, Shihao Wang, Wing Yee Lo
-
Patent number: 8214808Abstract: A system and method for speculative assistance to a thread in a heterogeneous processing environment is provided. A first set of instructions is identified in a source code representation (e.g., a source code file) that is suitable for speculative execution. The identified set of instructions are analyzed to determine the processing requirements. Based on the analysis, a processor type is identified that will be used to execute the identified first set of instructions based. The processor type is selected from more than one processor types that are included in the heterogeneous processing environment. The heterogeneous processing environment includes more than one heterogeneous processing cores in a single silicon substrate. The various processing cores can utilize different instruction set architectures (ISAs). An object code representation is then generated for the identified first set of instructions with the object code representation being adapted to execute on the determined type of processor.Type: GrantFiled: May 7, 2007Date of Patent: July 3, 2012Assignee: International Business Machines CorporationInventors: Michael Norman Day, Michael Karl Gschwind, John Kevin Patrick O'Brien, Kathryn O'Brien
-
Patent number: 8214660Abstract: A design structure for a processor may be embodied in a machine readable medium for designing, manufacturing or testing a processor integrated circuit. The design structure may control heat generation in a multi-core processor. The design structure may specify that each processor core includes a temperature sensor that reports temperature information to a processor controller. The design structure may also specify that if a particular processor core exceeds a predetermined temperature, the processor controller disables that processor core to allow that processor core to cool. The design structure may also specify that the processor controller enables the previously disabled processor core when the previously disabled processor core cools sufficiently to a normal operating temperature. In this manner, a multi-core processor may avoid undesirable hot spots that impact processor life.Type: GrantFiled: December 31, 2008Date of Patent: July 3, 2012Assignee: International Business Machines CorporationInventors: Louis Bennie Capps, Jr., Warren D. Dyckman, Michael Jay Shapiro
-
Patent number: 8204629Abstract: The invention relates to a control device for lubrication systems, having a control processor which is arranged in a housing, having connections, which are formed on the housing, for sensor inputs and control outputs, which are connected to the control processor, and having an operator interface which is secured to the outside of the housing and is intended to input control parameters. Provision is made for the control processor to be set up with different control programs for different lubrication systems and for program switches for selecting the different control programs to be arranged inside the housing.Type: GrantFiled: April 23, 2008Date of Patent: June 19, 2012Assignee: Lincoln GmbHInventor: Armin Guenther
-
Patent number: 8200942Abstract: This invention describes an apparatus, architecture, method, operating system, data network, and application program products for a hybrid digital system with multiple heterogeneous components. This invention is applied to a multiple generic microprocessor architecture s with a set (e.g., one or more cores) of controlling components and a set of groups of sub-processing components. Under this arrangement, different technology cores and functional components, such as memory, are organized in a way that different technologies can collaborate as a system.Type: GrantFiled: July 2, 2009Date of Patent: June 12, 2012Inventor: Moon J. Kim
-
Patent number: 8200943Abstract: The invention relates to a microprocessor having a plurality of components which are selected from registers (14,16), arithmetic logic units (30,32), memory (36,38), input/output circuits and other similar components where the plurality of components are interconnected in a manner which allows connection between some of the components to be varied under program control.Type: GrantFiled: January 24, 2011Date of Patent: June 12, 2012Assignee: R B Ventures, Pty. Ltd.Inventor: Richard Bisinella
-
Patent number: 8195883Abstract: A processor may include several processor cores, each including a respective higher-level cache; a lower-level cache including several tag units each including several controllers, where each controller corresponds to a respective cache bank configured to store data, and where the controllers are concurrently operable to access their respective cache banks; and an interconnect network configured to convey data between the cores and the lower-level cache. The controllers may share access to an interconnect egress port coupled to the interconnect network, and may generate multiple concurrent requests to convey data via the shared port, where each of the requests is destined for a corresponding core, and where a datapath width of the port is less than a combined width of the multiple requests. The given tag unit may arbitrate among the controllers for access to the shared port, such that the requests are transmitted to corresponding cores serially rather than concurrently.Type: GrantFiled: January 27, 2010Date of Patent: June 5, 2012Assignee: Oracle America, Inc.Inventors: Prashant Jain, Yoganand Chillarige, Sandip Das, Shukur Moulali Pathan, Srinivasan R. Iyengar, Sanjay Patel
-
Patent number: RE44494Abstract: A processor including a first execution core section clocked to perform execution operations at a first clock frequency, and a second execution core section clocked to perform execution operations at a second clock frequency which is different than the first clock frequency. The second execution core section runs faster and includes a data cache and critical ALU functions, while the first execution core section includes latency-tolerant functions such as instruction fetch and decode units and non-critical ALU functions. The processor may further include an I/O ring which may be still slower than the first execution core section. Optionally, the first execution core section may include a third execution core section whose clock rate is between that of the first and second execution core sections. Clock multipliers/dividers may be used between the various sections to derive their clocks from a single source, such as the I/O clock.Type: GrantFiled: November 24, 2004Date of Patent: September 10, 2013Assignee: Intel CorporationInventors: David J. Sager, Thomas D. Fletcher, Glenn J. Hinton, Michael D. Upton