Digital Signal Processor Patents (Class 712/35)
-
Patent number: 6643713Abstract: A low cost, a low power consumption and a small size are three very important factors for a mobile communication terminal. A great problem is posed by the conventional technique using a DSP and a CPU independent of each other which requires two external memory systems. Also, two peripheral units are required for data input and output of the DSP and CPU. As a result, an extraneous communication overhead occurs between the DSP and the CPU. The invention realizes a mobile communication terminal system by a DSP/CPU integrated chip comprising a DSP/CPU core (500) integrated as a single bus master, an integrated external bus interface (606) and an integrated peripheral circuit interface. The memory systems and the peripheral circuits of the DSP and the CPU can thus be integrated to realize a mobile communication terminal system low in cost and power consumption and small in size.Type: GrantFiled: December 28, 2001Date of Patent: November 4, 2003Assignee: Hitachi, Ltd.Inventors: Tetsuya Nakagawa, Yuji Hatano, Yasuhiro Sagesaka, Toru Baji, Koki Noguchi
-
Patent number: 6643768Abstract: A dyadic digital signal processing (DSP) instruction processor including a first DSP functional block to execute a main operation of a dyadic DSP instruction and a second DSP functional block to execute a sub operation of the dyadic DSP instruction with data paths of each selectively configured to execute the main operation and the sub operation of the dyadic DSP instruction. A voice and data communication system has a first gateway and a second gateway coupled to a packetized network, each gateway having a network interface including the dyadic DSP instruction processor. An application specific signal processor with a signal processor having a first DSP functional block to execute a main operation of a dyadic DSP instruction and a second DSP functional block to execute a sub operation with multiplexers coupled to the first DSP functional block and the second DSP functional block to selectively configure data paths thereto.Type: GrantFiled: August 9, 2002Date of Patent: November 4, 2003Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6636828Abstract: The coefficient matrix, corresponding to the simultaneous linear equations to be solved, is divided into a plurality of row sets. The row sets as divided are processed in a parallel fashion, and entries specifying the nonzero elements contained in the first to nth row sets are added to the entry sets E1 to En. Moreover, in regard to each row set, fill-ins which take place at the time of eliminating the ith variable are obtained in a parallel fashion, and entries specifying the fill-ins are added to the entry sets E1 to En. The coefficient matrix is compressed using those entry sets E1 to En.Type: GrantFiled: May 10, 1999Date of Patent: October 21, 2003Assignee: NEC Electronics Corp.Inventor: Koutaro Hachiya
-
Patent number: 6633975Abstract: A data processing system has the following construction in order to achieve high speed data processing with reduced memory capacity. There are provided a memory to store a plurality of pieces of sequentially input data to be processed, a plurality of processors to execute a series of processings, e.g., Log conversion, MTF correction, gamma correction and binarization in this order to the data to be processed stored in the memory in the order of input, and a state control portion to determine which processing is stagnant by monitoring the progress of a processing by each of said plurality of processors and prohibit a processor executing a processing succeeding to a processing determined as being stagnant from accessing the memory. Processings by the plurality of processors are executed asynchronously and the plurality of processors share the memory.Type: GrantFiled: November 10, 1999Date of Patent: October 14, 2003Assignee: Minolta Co., Ltd.Inventors: Kenichi Sawada, Atsushi Ishikawa, Mitsuru Obara, Toshiya Shirasawa
-
Patent number: 6631461Abstract: An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The instruction set architecture implemented with the ASSP, is adapted to DSP algorithmic structures. The instruction word of the ISA is typically 20 bits but can be expanded to 40-bits to control two instructions to be executed in series or parallel. All DSP instructions of the ISA are dyadic DSP instructions performing two operations with one instruction in one cycle. The DSP instructions or operations in the preferred embodiment include a multiply instruction (MULT), an addition instruction (ADD), a minimize/maximize instruction (MIN/MAX) also referred to as an extrema instruction, and a no operation instruction (NOP) each having an associated operation code (“opcode”). The present invention efficiently executes DSP instructions by means of the instruction set architecture and the hardware architecture of the application specific signal processor.Type: GrantFiled: August 8, 2002Date of Patent: October 7, 2003Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6625672Abstract: The present invention relates to a buffer device of the first-in-first-out type. The buffer device comprises a data inlet, a data outlet and a storage buffer. The buffer device also comprises an integrated circuit, which comprises an input buffer and an output buffer. An arrangement in the buffer device is used to combine the data inlet with the data out via either one of the buffers on the integrated circuit or via at least two of the buffers connected in series.Type: GrantFiled: April 11, 2000Date of Patent: September 23, 2003Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Niklas Röjemo
-
Publication number: 20030172249Abstract: An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The ISA implemented with the ASSP, is adapted to DSP algorithmic structures. The ISA of the present invention includes flexible data typing, permutation, and type matching of operands. The flexible data typing, permutation and type matching of operands provides programming flexibility to support different filtering and DSP algorithms having different types of filter coefficients or data samples. A data typer and aligner within each signal processing unit within the ASSP supports flexible data typing, permutation and type matching of operands of the instruction set architecture.Type: ApplicationFiled: March 6, 2003Publication date: September 11, 2003Inventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6618775Abstract: A bus monitor is provided as a tool for developing, debugging and testing a system having an embedded processor. The bus monitor resides within the same chip or module as the processor, which allows connection to internal processor buses not accessible from external contacts. The monitor uses a separate circular buffer to continuously store, in real-time, data traces from each of one or more internal processor buses. Upon the occurrence of a trigger condition, storage stops and a trace is preserved. Trigger conditions can depend on events occurring on multiple buses and are downloaded via an interface from an external device. Data traces are uploaded via the interface to an external device for evaluation of processor operation.Type: GrantFiled: August 14, 2000Date of Patent: September 9, 2003Assignee: Micron Technology, Inc.Inventor: Henry A. Davis
-
Patent number: 6615341Abstract: A digital signal processor (DSP) employs a variable-length instruction set. A portion of the variable-length instructions may be stored in adjacent locations within memory space with the beginning and ending of instructions occurring across memory word boundaries. The instructions may contain variable numbers of instruction fragments. Each instruction fragment causes a particular operation, or operations, to be performed allowing multiple operations during each clock cycle. The DSP includes multiple data buses, and in particular three data buses. The DSP may also use a register bank that has registers accessible by at least two processing units, allowing multiple operations to be performed on a particular set of data by the multiple processing units, without reading and writing the data to and from a memory. an instruction fetch unit that receives instructions of variable length stored in an instruction memory. An instruction memory may advantageously be separate from the three data memories.Type: GrantFiled: June 5, 2001Date of Patent: September 2, 2003Assignee: Qualcomm, Inc.Inventors: Gilbert C. Sih, Qiuzhen Zou, Inyup Kang, Quaeed Motiwala, Deepu John, Li Zhang, Haitao Zhang, Way-Shing Lee, Charles E. Sakamaki, Prashant A. Kantak, Sanjay K. Jha, Jian Lin
-
Patent number: 6609188Abstract: A data flow processor includes a number of hardware units each having more than one mode. A plurality of hardware units may be connected together to implement a flow made up of a series of processes. The flows, initiated by a central processing unit, may proceed independently and substantially at their own pace. Thus, the flows may operate in parallel, independently with respect to one another. Each of the hardware units may be configured differently to operate with each of the different flows.Type: GrantFiled: March 31, 2000Date of Patent: August 19, 2003Assignee: Intel CorporationInventor: Randy R. Dunton
-
Publication number: 20030154469Abstract: A program memory controller unit includes apparatus for the execution of a software pipeline procedure in response to a predetermined instruction. The apparatus provides a prolog state, a kernel state, and an epilog state for the execution of the software pipeline procedure. In addition, in response to a predetermined condition, the software pipeline loop procedure can be terminated early. Apparatus is provided whereby a second software pipeline loop procedure can be initiated prior to the completion of a first software pipeline procedure. Two additional instructions are provided for addressing problems resulting from hardware pipeline delays and for more efficient program execution.Type: ApplicationFiled: August 21, 2002Publication date: August 14, 2003Inventors: Timothy Anderson, Michael D. Asal, Eric J. Stotzer
-
Patent number: 6606700Abstract: The invention is a digital signal processor architecture that is designed to speed up frequently-used signal processing computations, such as FIR filters, correlations, FFTs, and DFTs. The architecture uses a coupled dual-MAC architecture (MAC1), (MAC2) and attaches a dual-MAC coprocessor (MAC3), (MAC4) onto it in a unique way to achieve a significant increase in processing capability.Type: GrantFiled: February 26, 2000Date of Patent: August 12, 2003Assignee: Qualcomm, IncorporatedInventors: Gilbert C. Sih, Hemant Kumar, Way-Shing Lee
-
Publication number: 20030140215Abstract: Herein disclosed is a function-variable type DSP apparatus comprising: a storage section for storing a plurality of DSP microprogram parts; and a plurality of DSP executing sections each for executing the DSP microprogram parts to implement a DSP function, each of the DSP microprogram parts being executable by each of the DSP executing sections to perform a set of steps necessary to implement a DSP base function forming part of a DSP function, whereby the DSP executing sections are operative to receive the DSP microprogram parts simultaneously from the storage section, and selectively execute the DSP microprogram parts in a sequence to respectively implement desired DSP functions.Type: ApplicationFiled: December 10, 2002Publication date: July 24, 2003Inventor: Katsushi Yamada
-
Patent number: 6584514Abstract: In a digital signal processing unit, addressing apparatus implements a multiplicity of addressing modes. The addressing modes include a circular buffer memory mode, a frame mode, and a sorting mode. To increase the speed of the address modification, the index, the index in the presence of a positive wrap-around, and the index in the presence of negative wrap-around are determined together. Other apparatus determines the addressing mode and provides control signals for the selection of the correct index. The correct index is combined with the base address to provide the next new address.Type: GrantFiled: September 27, 2000Date of Patent: June 24, 2003Assignee: Texas Instruments IncorporatedInventor: Patrick J. Smith
-
Patent number: 6581153Abstract: An integrated circuit contains a processor (DSP) for the processing of data, at least two modules (M1, M2, M3) for the processing of data packets selected by the processor according to differing operation regulations, and a router (ROUTER) which is connected to all modules (M1, M2, M3) and to the processor (DSP) for the purpose of controlling the data traffic between the processor (DSP) and the modules (M1, M2, M3). The router is suited to receive from the processor (DSP) data packets and associated instructions, to execute special operations for individual data packets which can be executed by the modules (M1, M2, M3) in specified sequence, to coordinate autonomously the control of the sequences, to transfer the data packets to the appropriate modules (M1, M2, M3), and to transfer the data packets after they have been processed according to the specified instructions to the processor (DSP).Type: GrantFiled: April 16, 1999Date of Patent: June 17, 2003Assignee: STMicroelectronics S.r.l.Inventors: Hans Jürgen Matt, Dieter Kopp, Michael Trompf, Stefan Späth
-
Patent number: 6571328Abstract: A method and apparatus for obtaining a scalar value from a vector register for use in a mixed vector and scalar instruction, including providing a vector in a vector register file, and embedding a location identifier of the scalar value within the vector in the bits defining the mixed vector and scalar instruction. The scalar value can be used directly from the vector register without the need to load the scalar to a scalar register prior to executing the instruction. The scalar location identifier may be embedded in the secondary op code of the instruction, or the instruction may have dedicated bits for providing the location of the scalar within the vector.Type: GrantFiled: August 1, 2001Date of Patent: May 27, 2003Assignee: Nintendo Co., Ltd.Inventors: Yu-Chung C. Liao, Peter A. Sandon, Howard Cheng, Timothy J. Van Hook
-
Patent number: 6564303Abstract: The present invention relates to a data processing system comprising a processor provided with two memory access units operating in parallel; two separate memories respectively associated with the two access units; and circuitry for, when the address of a datum to be written into a memory is in a predetermined address range, writing the datum into both memories at the same time at the same address.Type: GrantFiled: December 21, 1998Date of Patent: May 13, 2003Assignee: STMicroelectronics S.A.Inventors: Didier Fuin, Joël Curtet, Fabrice Devaux
-
Patent number: 6564179Abstract: The present invention provides a processor device and technique having the capability of providing a two-processor solution with only one processor. In accordance with the principles of the present invention, a host processor is programmed in its native source and machine code language, and an emulated second processor is programmed in a different native source or machine code language particular to that emulated processor, to allow programming specialists in the different processors to develop common code for use on the same host processor. A multitasking operating system is included to allow time sharing operation between instructions from program code relating to the host processor (e.g., a DSP in the disclosed embodiment), and different program code relating to the emulated processor. The program code relating to the host processor (e.g., DSP) is written in program code which is native to the DSP, while the program code relating to the emulated processor (e.g.Type: GrantFiled: July 26, 1999Date of Patent: May 13, 2003Assignee: Agere Systems Inc.Inventor: Said O. Belhaj
-
Publication number: 20030061464Abstract: An instruction set is provided that features ninety four instructions and various address modes to deliver a mixture of flexible micro-controller like instructions and specialized digital signal processor (DSP) instructions that execute from a single instruction stream.Type: ApplicationFiled: June 1, 2001Publication date: March 27, 2003Inventors: Michael I. Catherwood, Brian Boles, Stephen A. Bowling, Joshua M. Conner, Rodney Drake, John Elliot, Brian Neil Fall, James H. Grosbach, Tracy Ann Kuhrt, Guy McCarthy, Manuel Muro, Michael Pyska, Joseph W. Triece
-
Patent number: 6535971Abstract: In order to provide a data processing system processing data at a high speed and having a high performance, the data processing system has the following construction. The data processing system includes a plurality of MPUs which execute a series of processings to data to be processed in a prescribed order, and a data flow control portion which determines the progress of a processing in each of the plurality of processings and changes the processings executed by each of the plurality of processors if there is a delayed processing, and processings by the plurality of MPUs are executed asynchronously. If the loads of the plurality of MPUs change based on difference in data, the loads of the plurality of MPUs are equalized.Type: GrantFiled: November 23, 1999Date of Patent: March 18, 2003Assignee: Minolta Co., Ltd.Inventors: Toshiya Shirasawa, Kenichi Sawada, Atsushi Ishikawa
-
Patent number: 6532530Abstract: A microprocessor with an efficient and powerful coprocessor interface architecture is provided. The microprocessor has a set of generic coprocessor instructions on its instruction map and interface signals dedicated to the coprocessor interface. Depending on which coprocessor is interfaced to the microprocessor, the generic.coprocessor instructions are renamed to the specific coprocessor commands. When a coprocessor instruction for a specific function is fetched and decoded by the host processor, the appropriate command is issued through the coprocessor interface signals to the coprocessor and the coprocessor performs the required tasks. Hence, the coprocessor interfaced with the host processor need not have its own program. The pipelined operations of the coprocessor are synchronized with pipelined operations of the host processor.Type: GrantFiled: October 14, 1999Date of Patent: March 11, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Kyu Kim, Yong-Chun Kim, Seh-Woong Jeong
-
Publication number: 20030028750Abstract: Aspects of a method and system for digital signal processing within an adaptive computing engine are described. These aspects include a mini-matrix, the mini-matrix comprising a set of composite blocks, each composite block capable of executing a predetermined set of instructions. A sequencer is included for controlling the set of composite blocks and directing instructions among the set of composite blocks based on a data-flow graph. Further, a data network is included and transmits data to and from the set of composite blocks and to the sequencer, while a status network routes status word data resulting from instruction execution in the set of composite blocks. With the present invention, an effective combination of hardware resources is provided in a manner that provides multi-bit digital signal processing capabilities for an embedded system environment, particularly in an implementation of an adaptive computing engine.Type: ApplicationFiled: July 25, 2001Publication date: February 6, 2003Inventor: Eugene B. Hogenauer
-
Publication number: 20030023832Abstract: An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The instruction set architecture implemented with the ASSP, is adapted to DSP algorithmic structures. The instruction word of the ISA is typically 20 bits but can be expanded to 40-bits to control two instructions to be executed in series or parallel. All DSP instructions of the ISA are dyadic DSP instructions performing two operations with one instruction in one cycle. The DSP instructions or operations in the preferred embodiment include a multiply instruction (MULT), an addition instruction (ADD), a minimize/maximize instruction (MIN/MAX) also referred to as an extrema instruction, and a no operation instruction (NOP) each having an associated operation code (“opcode”). The present invention efficiently executes DSP instructions by means of the instruction set architecture and the hardware architecture of the application specific signal processor.Type: ApplicationFiled: August 8, 2002Publication date: January 30, 2003Inventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Publication number: 20030023833Abstract: An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The instruction set architecture implemented with the ASSP, is adapted to DSP algorithmic structures. The instruction word of the ISA is typically 20 bits but can be expanded to 40-bits to control two instructions to be executed in series or parallel. All DSP instructions of the ISA are dyadic DSP instructions performing two operations with one instruction in one cycle. The DSP instructions or operations in the preferred embodiment include a multiply instruction (MULT), an addition instruction (ADD), a minimize/maximize instruction (MIN/MAX) also referred to as an extrema instruction, and a no operation instruction (NOP) each having an associated operation code (“opcode”). The present invention efficiently executes DSP instructions by means of the instruction set architecture and the hardware architecture of the application specific signal processor.Type: ApplicationFiled: August 9, 2002Publication date: January 30, 2003Inventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Publication number: 20030018881Abstract: An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The instruction set architecture implemented with the ASSP, is adapted to DSP algorithmic structures. The instruction word of the ISA is typically 20 bits but can be expanded to 40-bits to control two instructions to be executed in series or parallel. All DSP instructions of the ISA are dyadic DSP instructions performing two operations with one instruction in one cycle. The DSP instructions or operations in the preferred embodiment include a multiply instruction (MULT), an addition instruction (ADD), a minimize/maximize instruction (MIN/MAX) also referred to as an extrema instruction, and a no operation instruction (NOP) each having an associated operation code (“opcode”). The present invention efficiently executes DSP instructions by means of the instruction set architecture and the hardware architecture of the application specific signal processor.Type: ApplicationFiled: August 2, 2002Publication date: January 23, 2003Inventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Publication number: 20030018882Abstract: An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The instruction set architecture implemented with the ASSP, is adapted to DSP algorithmic structures. The instruction word of the ISA is typically 20 bits but can be expanded to 40-bits to control two instructions to be executed in series or parallel. All DSP instructions of the ISA are dyadic DSP instructions performing two operations with one instruction in one cycle. The DSP instructions or operations in the preferred embodiment include a multiply instruction (MULT), an addition instruction (ADD), a minimize/maximize instruction (MIN/MAX) also referred to as an extrema instruction, and a no operation instruction (NOP) each having an associated operation code (“opcode”). The present invention efficiently executes DSP instructions by means of the instruction set architecture and the hardware architecture of the application specific signal processor.Type: ApplicationFiled: August 8, 2002Publication date: January 23, 2003Inventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6510510Abstract: A computation block for use in a digital signal processor includes a register file for storage of operands and results and one or more computation units for executing digital signal computations. A first digital signal computation is performed with one of the computation units, and an intermediate result is produced. The intermediate result is transferred from a result output of the computation unit to an intermediate result input of one or more of the computation units without first transferring the intermediate result to the register file. A second digital signal computation is performed using the intermediate result to produce a final result or a second intermediate result.Type: GrantFiled: December 22, 1998Date of Patent: January 21, 2003Assignee: Analog Devices, Inc.Inventor: Douglas Garde
-
Publication number: 20030014611Abstract: Software for designing, modelling or performing digital signal processing comprises a virtual machine layer optimized for communications DSP. The virtual machine layer allows low MIPS, complex code to interface with high MIPS processes by using APIs presented by the virtual machine layer. The present invention enables software to be written for the virtual machine rather than a specific DSP, de-coupling engineers from the architecture constraints of DSPs from any one source of manufacture.Type: ApplicationFiled: July 24, 2002Publication date: January 16, 2003Inventor: Gavin Robert Ferris
-
Patent number: 6504495Abstract: A clipping and quantization technique is described for producing clipped numbers in a range of 0 to N−1 (from unclipped numbers in a range of −0.5N to (1.5N−1)), where N is 2m and m is the bit length of the desired clipped and quantized number. The most significant bit of the unclipped data value indicates whether an overflow of the permitted range has occurred and that clipping is required. The next most significant bit (m−1th) indicates which saturated value should be adopted. These properties of the unclipped data value may be exploited to generate the desired clipped and quantized numbers using logical left shifting and conditionally executed saturating instructions executing upon a general purpose processor 24. The shifting operations performed to achieve saturation operation may simultaneously yield quantization.Type: GrantFiled: February 17, 1999Date of Patent: January 7, 2003Assignee: Arm LimitedInventors: Dominic Hugo Symes, Wilco Dijkstra
-
Publication number: 20030005261Abstract: A digital signal processor system and method for improving processing speed by providing a memory file and a register file connected to an accelerator which is connected to a write-back logic bus. One or more execution units can be connected between the memory and register files and the accelerator and/or between the accelerator and the bus. The accelerator is provided with internal state. The internal state is configured to enable increasing the ratio of computation operations to the memory bandwidth available from a digital signal processor.Type: ApplicationFiled: June 29, 2001Publication date: January 2, 2003Inventor: Gad Sheaffer
-
Patent number: 6502182Abstract: A digital signal processing device applicable to a signal processing system using a CPU is mainly configured by an external memory and a digital signal processor (i.e., DSP), which are connected together using a data bus and an address bus. The external memory stores multiplier data and coefficient data as well as basic instructions. In the DSP, an ALU calculates addresses for accessing the external memory via the address bus. A bus control unit identifies the multiplier data, coefficient data and basic instructions respectively, which are read from the external memory. The DSP performs calculations containing multiplication using the multiplier data and coefficient data. The DSP is controlled in operations in response to a CPU mode and a DSP mode, one of which is selected by decoding the basic instruction(s) identified by the bus control unit. At the CPU mode, the basic instructions of sixteen bits are subjected to coding to produce high-speed instructions of thirty-two bits for controlling the DSP.Type: GrantFiled: April 28, 1999Date of Patent: December 31, 2002Assignee: Yamaha CorporationInventor: Morito Morishima
-
Patent number: 6496920Abstract: A method and circuit for digital signal processing. The disclosed method and circuit uses a variable length instruction set. A portion of the variable length instructions may be stored in adjacent locations within memory. The beginning and ending of instructions may occur across memory word boundaries. Instructions may contain variable numbers of instruction fragments that cause a particular operation to be performed. The disclosed circuit has a set of three data buses over which data may be exchanged with a register bank and three data memories. Data buses include one wide bus and two narrow buses. The wide bus is coupled to a wide data memory and the two narrow buses are coupled to two narrow data memories. Additionally, the disclosed circuit has a register bank that is accessible by at least two processing units. The disclosed circuit further includes an instruction fetch unit that receives instructions of variable length stored in an instruction memory.Type: GrantFiled: March 18, 1998Date of Patent: December 17, 2002Inventors: Qiuzhen Zou, Gilbert C. Sih, Jian Lin
-
Publication number: 20020188824Abstract: Disclosed is a method, apparatus, and an instruction set architecture (ISA) for an application specific signal processor (ASSP) tailored to digital signal processing (DSP) applications. A single DSP instruction includes a pair of sub-instructions: a primary DSP sub-instruction and a shadow DSP sub-instruction. Both the primary and the shadow DSP sub-instructions are dyadic DSP instructions performing two operations in one instruction cycle. Each signal processing unit of the ASSP includes a primary stage to execute a primary DSP sub-instruction based upon current data and a shadow stage to simultaneously execute a shadow DSP sub-instruction based upon delayed data stored locally within registers of the signal processing units. The present invention efficiently executes DSP instructions by simultaneously executing primary DSP sub-instructions (based upon current data) and shadow DSP sub-instructions (based upon delayed locally stored data) with a single DSP instruction.Type: ApplicationFiled: January 29, 2002Publication date: December 12, 2002Inventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Publication number: 20020184472Abstract: A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.Type: ApplicationFiled: July 22, 2002Publication date: December 5, 2002Inventors: Hiroshi Ohsuga, Atsushi Kiuchi, HIronobu Hasegawa, Toru Baji, Koki Noguchi, Yasushi Akao, Shiro Baba
-
Patent number: 6490675Abstract: The speed of conversion processing is limited if default conversion processing 1 and user unique conversion processing 2 are sequentially performed. In view of this, when an instruction of a characteristic of the conversion processing 2 is inputted by a user, conversion process data 3 is generated by integrating a characteristic of the default conversion processing 1 and the instructed characteristic of the conversion processing 2, and conversion processing is executed based on the generated conversion process data 3.Type: GrantFiled: June 30, 1999Date of Patent: December 3, 2002Assignee: Canon Kabushiki KaishaInventor: Hiroaki Sugiura
-
Publication number: 20020156994Abstract: A method for implementing coprocessors for control processors uses synchronous logic design method to achieve low cost and high performance in control processors. The coprocessor comprising of signed two's complement multiplication, signed divide, shift left and shift right, and normalization comprises of most of the math functions required for implementing digital signal processing algorithms. The processor coprocessor architecture uses data dependency to compute the time duration required to perform the math computation. This results in efficient implementation of DSP algorithms and eventually translates to better system level performance. The technique described to implement math computations uses a register file interface, existing instruction set, and existing legacy software development infrastructure to implement DSP systems.Type: ApplicationFiled: April 24, 2001Publication date: October 24, 2002Inventors: Sanjay Agarwal, Sapna Agrawal
-
Publication number: 20020144086Abstract: The present invention relates to a multiprocessor system, which comprises two or more processor elements to be executed by a common program, a control section for switching such plural processor elements one from another for execution by the common program, and a storing section storing handover information relating to the common program which information is to be handover from the one processor element to the another processor element. This not only optimizes each of the functions of the processor elements, but also achieves certain delivery or interchange of the information between these process or elements, and even reduces the power consumption.Type: ApplicationFiled: November 16, 2001Publication date: October 3, 2002Applicant: Fujtisu LimitedInventors: Ryuta Tanaka, Norichika Kumamoto, Toru Tsuruta, Ritsuko Tanaka, Nobuyuki Iwasaki, Teruo Ishihara
-
Patent number: 6453409Abstract: A digital signal processing system has a control processor, a signal processor, and a plurality of memories. A signal processor carries out signal processing under control of the control processor. A connecting device connects each of the memories selectively to one of the control processor and the signal processor in response to an instruction from the control processor.Type: GrantFiled: November 6, 1997Date of Patent: September 17, 2002Assignee: Yamaha CorporationInventor: Kazuo Nakamura
-
Patent number: 6446193Abstract: A method and apparatus for reducing instruction cycles in a digital signal processor wherein the processor includes a multiplier unit, an adder, a memory, and at least one pair of first and second accumulators. The accumulators include respective guard, high and low parts. The method and apparatus enable vectoring the respective first and second high parts from the accumulators to define a single vectored register responsive to a single instruction cycle and processing the data in the vectored register.Type: GrantFiled: September 8, 1997Date of Patent: September 3, 2002Assignee: Agere Systems Guardian Corp.Inventors: Mazhar M. Alidina, Sivanand Simanapalli, Larry R. Tate
-
Patent number: 6446195Abstract: An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The instruction set architecture implemented with the ASSP, is adapted to DSP algorithmic structures. The instruction word of the ISA is typically 20 bits but can be expanded to 40-bits to control two instructions to be executed in series or parallel. All DSP instructions of the ISA are dyadic DSP instructions performing two operations with one instruction in one cycle. The DSP instructions or operations in the preferred embodiment include a multiply instruction (MULT), an addition instruction (ADD), a minimize/maximize instruction (MIN/MAX) also referred to as an extrema instruction, and a no operation instruction (NOP) each having an associated operation code (“opcode”). The present invention efficiently executes DSP instructions by means of the instruction set architecture and the hardware architecture of the application specific signal processor.Type: GrantFiled: January 31, 2000Date of Patent: September 3, 2002Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6442671Abstract: A system for transferring data in a single clock cycle between a digital signal processor (DSP) and an external memory unit and method of same. The system includes a data transfer element coupled between the external memory unit and the DSP, where the data transfer element is adapted to transfer the data between the external memory unit and the DSP in a single clock cycle. In one embodiment, the data transfer element is a coprocessor including a plurality of latch devices coupled to buses between the DSP and the memory unit. A first set of data are transferred from a first memory unit (e.g., from either the DSP internal memory unit or the external memory unit, depending on the direction of the data transfer) into the coprocessor during a first clock cycle and out of the coprocessor to a second memory unit in a second clock cycle occurring immediately after the first clock cycle.Type: GrantFiled: March 3, 1999Date of Patent: August 27, 2002Assignee: Philips SemiconductorsInventors: Christelle Faucon, Jean-Francois Duboc
-
Patent number: 6434690Abstract: A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3.Type: GrantFiled: January 11, 1999Date of Patent: August 13, 2002Assignee: Hitachi, Ltd.Inventors: Hiroshi Ohsuga, Atsushi Kiuchi, Hironobu Hasegawa, Toru Baji, Koki Noguchi, Yasushi Akao, Shiro Baba
-
Patent number: 6430681Abstract: In a digital signal processor having an improved arithmetic processing efficiency, there is provided in parallel a first ROM for storing branch commands and a second ROM for storing arithmetic commands. The ROMs are connected to a branch command decoder and an arithmetic command decoder, respectively. Operations of a first memory control circuit and a second memory control circuit are controlled in response to instructions from the branch command decoder, while operations of an arithmetic circuit are controlled in response to instructions from the arithmetic command decoder. By processing the branch commands and the arithmetic commands in parallel, the operation efficiency of the arithmetic circuit is enhanced.Type: GrantFiled: June 18, 1999Date of Patent: August 6, 2002Assignee: Sanyo Electric Co., Ltd.Inventor: Fumiaki Nagao
-
Patent number: 6427203Abstract: An improved digital signal processor, in which arithmetic multiply-add instructions are performed faster with substantial accuracy. The digital signal processor performs multiply-add instructions with look-ahead rounding, so that rounding after repeated arithmetic operations proceeds much more rapidly. The digital signal processor is also augmented with additional instruction formats which are particularly useful for digital signal processing. A first additional instruction format allows the digital signal processor to incorporate a small constant immediately into an instruction, such as to add a small constant value to a register value, or to multiply a register by a small constant value; this allows the digital signal processor to conduct the arithmetic operation with only one memory lookup instead of two.Type: GrantFiled: August 22, 2000Date of Patent: July 30, 2002Assignee: Sigma Designs, Inc.Inventor: Yann Le Cornec
-
Patent number: 6425116Abstract: An apparatus, program product and method are provided for use in automating the design of a custom DSP integrated circuit from a preexisting DSP core block and one or more additional circuit blocks interfaced with the DSP core block. An input display is displayed to a user, and is utilized to receive user input from the user for use in automatically building a custom DSP integrated circuit. The input display includes at least one selection input component for use in selecting at least one optional circuit block for inclusion in the custom DSP integrated circuit, and at least one configuration input component for use in customizing a customizable circuit block to be included in the custom DSP integrated circuit. The user input received from the user through the input display selects the optional circuit block and customizes the customizable circuit block.Type: GrantFiled: March 30, 2000Date of Patent: July 23, 2002Assignee: Koninklijke Philips Electronics N.V.Inventors: Jean Francois Duboc, Sandra Barea, Eric Bernasconi
-
Patent number: 6425070Abstract: The present invention is a novel and improved method and circuit for digital signal processing. One aspect of the invention calls for the use of a variable length instruction set. A portion of the variable length instructions may be stored in adjacent locations within memory space with the beginning and ending of instructions occurring across memory word boundaries. Furthermore, additional aspects of the invention are realized by having instructions contain variable numbers of instruction fragments. Each instruction fragment causes a particular operation, or operations, to be performed allowing multiple operations during each clock cycle. Thus, multiple operations are performed during each clock cycle, reducing the total number of clock cycles necessary to perform a task. The exemplary DSP includes a set of three data buses over which data may be exchanged with a register bank and three data memories.Type: GrantFiled: March 18, 1998Date of Patent: July 23, 2002Assignee: Qualcomm, Inc.Inventors: Qiuzhen Zou, Gilbert C. Sih, Inyup Kang, Quaeed Motiwala, Deepu John, Li Zhang, Haitao Zhang, Way-Shing Lee
-
Publication number: 20020091911Abstract: The present invention relates to a signal processing device and method of supplying a signal processing result to a plurality of registers arranged in different register files, wherein a plurality of different register files are selected based on a corresponding indication in said instruction word, and the register address is supplied to said selected register files. Thereby, result values can be broadcasted to multiple registers in a single processor cycle, while a copy operation between different register files is eliminated. Broadcasting is thus implemented via overlapping register address spaces, since physical registers having the same logical register address are provided in different register files.Type: ApplicationFiled: December 10, 2001Publication date: July 11, 2002Inventors: Jeroen Anton Johan Leijten, Marco Jan Gerrit Bekooij, Adrianus Josephus Bink, Johan Sebastiaan Henri Van Gageldonk, Jan Hoogerbrugge, Bart Mesman, Cornelis Arnoldus Josephus Van Eijk
-
Patent number: 6408376Abstract: Disclosed is a method, apparatus, and an instruction set architecture (ISA) for an application specific signal processor (ASSP) tailored to digital signal processing (DSP) applications. The instruction set architecture implemented with the ASSP, is adapted to DSP algorithmic structures. In one embodiment, a single DSP instruction includes a pair of sub-instructions: a primary DSP sub-instruction and a shadow DSP sub-instruction. Both the primary and the shadow DSP sub-instructions are dyadic DSP instructions performing two operations in one instruction cycle. The DSP operations, in one embodiment, include a multiply instruction (MULT), an addition instruction (ADD), a minimize/maximize instruction (MIN/MAX), and a no operation instruction (NOP).Type: GrantFiled: August 30, 2000Date of Patent: June 18, 2002Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathipillai
-
Patent number: 6405302Abstract: A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.Type: GrantFiled: April 14, 1999Date of Patent: June 11, 2002Assignee: Hitachi, Ltd.Inventors: Hiroshi Ohsuga, Atsushi Kiuchi, Hironobu Hasegawa, Toru Baji, Koki Noguchi, Yasushi Akao, Shiro Baba
-
Patent number: 6397321Abstract: A digital signal processor which can reduce the electric power consumption in a fine manner according to the contents of processing to be executed. An arithmetic device performs arithmetic operations according to operation instructions. A storage device stores plural sets of the operation instructions and control instructions corresponding to respective ones of the operation instructions and indicative of kinds of processings to be executed according to the respective ones of the operation instructions. A control device is disposed to receive an externally supplied control signal indicative of kinds of processings to be executed by the digital signal processor, and reads out the operation instructions and the control instructions corresponding to the respective ones of the operation instructions and renders the arithmetic device inoperative when a kind of processing indicated by the control signal and a kind of processing indicated by each of the control instructions read out do not coincide with each other.Type: GrantFiled: July 28, 1999Date of Patent: May 28, 2002Assignee: Yamaha CorporationInventors: Yusuke Yamamoto, Yasuyuki Muraki