Clock, Pulse, Or Timing Signal Generation Or Analysis Patents (Class 713/500)
-
Patent number: 8775853Abstract: A method for synchronizing two connection nodes by a reception node of the connection nodes with a clock data recovery circuit that generates a synchronization clock from input data. The method includes performing a synchronization process to establish synchronization between the connection nodes based on the synchronization clock, performing a connection failure process when the synchronization is not established when a first time elapses after receiving the input data, correcting the clock data recovery circuit when the synchronization is not established when a second time elapses after receiving the input data, wherein the second time is shorter than the first time, and performing a resynchronization process to establish synchronization between the connection nodes based on a synchronization clock, which is generated by the clock data recovery circuit that has been corrected, before the first time elapses and after the second time elapses.Type: GrantFiled: April 16, 2013Date of Patent: July 8, 2014Assignee: Spansion LLCInventor: Masato Tomita
-
Patent number: 8775854Abstract: A system includes a voltage sensing module and a frequency adjustment module. The voltage sensing module is configured to sense a supply voltage of a circuit block, generate a first control signal when the supply voltage is less than or equal to a first voltage, and generate a second control signal when the supply voltage is within a predetermined range of a second voltage. The frequency adjustment module is configured to set a frequency of a clock signal supplied to the circuit block to less than a normal operating frequency of the circuit block when the supply voltage is initially supplied to the circuit block after a power on reset operation and the first control signal or the second control signal is received.Type: GrantFiled: November 8, 2010Date of Patent: July 8, 2014Assignee: Marvell World Trade Ltd.Inventor: Pantas Sutardja
-
Patent number: 8775855Abstract: A system and a method are disclosed for reducing memory used in storing totals during static timing analysis. Totals are stored at various points along paths analyzed in static timing analysis. Some totals may not be merged for reasons including differing clock re-convergence pessimism removal (CRPR) dominators, exceptions, or clocks. Totals at a point may be stored in a super-tag mapping table and replaced at the point with a super-tag. The super-tag includes a super-tag ID referencing the totals stored in the super-tag mapping table. The super-tag also includes a time delay value. The time delay value allows the super-tag ID to be reused in other super-tags at other points while still storing total time delays at the other points. Therefore, the memory used to store totals is reduced in many situations.Type: GrantFiled: April 27, 2011Date of Patent: July 8, 2014Assignee: Synopsys, Inc.Inventors: Sarvesh Bhardwaj, Khalid Rahmat, Kayhan Kucukcakar, Rachid Helaihel
-
Patent number: 8775857Abstract: A controller includes a clock control unit configured to provide a first output to test circuitry and a bypass unit configured to provide a second output to a further controller. The controller is configured to cause the bypass unit to output the second output and to optionally cause the clock control unit to output the first output.Type: GrantFiled: June 2, 2011Date of Patent: July 8, 2014Assignee: STMicroelectronics International N.V.Inventors: Shray Khullar, Swapnil Bahl
-
Patent number: 8773409Abstract: A skew adjusting apparatus includes: latching circuits that latch other signals in synchronism with transition timing of the signal level of a reference signal among signals transmitted with a plurality of communication cables; delay elements that are provided on the plurality of communication cables, and delay the signals transmitted with the plurality of communication cables, respectively; and a controller that controls the delay elements based on the outputs of the latching circuits to adjust skews between the signals.Type: GrantFiled: October 20, 2008Date of Patent: July 8, 2014Assignee: Fujitsu Component LimitedInventors: Fujio Seki, Masati Ozawa
-
Patent number: 8773142Abstract: An electronic component includes an oscillator element, a driving circuit outputting a driving signal to the oscillator element, a clock frequency generator outputting a clock signal to the driving circuit, a clock frequency controller controlling a frequency of the clock signal, a consumption-current detection unit detecting a consumption current of the driving circuit, and a fault detection unit electrically connected to the consumption-current detection unit and the clock frequency controller. When the clock frequency controller changes the frequency of the clock signal, the detected consumption current changes, and allows the consumption-current detection unit to detect the change of the consumption current. The fault detection unit detects a fault based on the change of the frequency of the clock signal and the change of the consumption current. This electronic component can have a fault detection function and a small size.Type: GrantFiled: June 23, 2010Date of Patent: July 8, 2014Assignee: Panasonic CorporationInventors: Takeshi Fujii, Keisuke Kuroda
-
Patent number: 8769332Abstract: A system and method for dithering a clock signal during idle times is disclosed. An integrated circuit (IC) includes a number of functional units and a clock tree. The clock tree includes a root level clock-gating circuit, a number of regional clock-gating circuits, and a number of leaf level clock-gating circuits. The root level clock-gating circuit is coupled to distribute an operating clock signal to the regional clock-gating circuits, while the regional clock-gating circuits are each configured to distribute the operating clock signal to correspondingly coupled ones of the leaf level clock-gating circuits. The IC may further include a control unit configured to monitor activity levels and indications from each of the functional units. The control unit may cause the root clock-gating circuit to dither the clock signal if the IC is idle, wherein dithering includes reducing the duty cycle and the effective frequency of the operating clock signal.Type: GrantFiled: January 20, 2012Date of Patent: July 1, 2014Assignee: Apple Inc.Inventors: Conrad H. Ziesler, John H. Mylius, Jason M. Kassoff
-
Patent number: 8769331Abstract: A mechanism to generate clocks when there is no security breach is contemplated. Using the conditional generation of clocks for synchronous digital designs, the invention enables mechanisms to secure Mobile Devices. When a potential security breach is detected, clock generation to at least a portion of the Mobile Device is disabled. The invention also contemplates mechanisms to re-enable the Mobile Device when the security risk is resolved.Type: GrantFiled: December 28, 2011Date of Patent: July 1, 2014Inventor: Rupaka Mahalingaiah
-
Publication number: 20140181569Abstract: Example systems, apparatus, and methods receive audio information including a plurality of frames from a source device, wherein each frame of the plurality of frames includes one or more audio samples and a time stamp indicating when to play the one or more audio samples of the respective frame. In an example, the time stamp is updated for each of the plurality of frames using a time differential value determined between clock information received from the source device and clock information associated with the device. The updated time stamp is stored for each of the plurality of frames, and the audio information is output based on the plurality of frames and associated updated time stamps. A number of samples per frame to be output is adjusted based on a comparison between the updated time stamp for the frame and a predicted time value for play back of the frame.Type: ApplicationFiled: February 10, 2014Publication date: June 26, 2014Applicant: Sonos IncInventors: Nicholas A.J. Millington, Michael Ericson
-
Patent number: 8762763Abstract: The present invention discloses a single-wire transmission interface, and a method of transmission through single-wire. The method comprises: providing a single-wire signal through a single-wire; and transmitting information only in a transmission period defined by a fixed first time period starting from one of a rising or a falling edge of the single-wire signal.Type: GrantFiled: July 21, 2009Date of Patent: June 24, 2014Assignee: Richtek Technology CorporationInventors: Kwan-Jen Chu, Tsung-Wei Huang, Jien-Sheng Chen, Pao-Hsun Yu
-
Patent number: 8762764Abstract: This invention relates to a method of receiving a first potentially unreliable clock signal having a first frequency; receiving a second reliable clock signal having a second frequency; wherein the first frequency and the second frequency have an expected relationship; determining whether the first potentially unreliable clock signal has changed with respect to the second reliable clock signal by: determining an actual relationship between the first potentially unreliable frequency and the second reliable frequency; and generating an alarm signal if the actual relationship is different to the expected relationship.Type: GrantFiled: January 5, 2011Date of Patent: June 24, 2014Assignee: STMicroelectronics (Research & Development) LimitedInventor: Mark Trimmer
-
Patent number: 8762320Abstract: According to one embodiment of the invention, software operating as a state machine may be implemented within a digital device to support out-of-ordering processing of events by the state machine. Upon execution of the software by a processor, the following operations are performed. First, a determination is made if an incoming event is a transition, and if so, if the transition is not a transition associated with the current state of the state machine, but rather, is out-of-order from a predetermined order of transitions supported by the state machine. Upon determining that the transition is out-of-order, a determination is made whether the transition is to a reachable state such as a state prior to the current state of the state machine or to a future state from the current state. If so, the transition is allowed to be undertaken.Type: GrantFiled: December 23, 2009Date of Patent: June 24, 2014Assignee: Drumright Group, LLC.Inventors: Michael Allen Latta, Christian W. Stassen, Himansu Desai
-
Patent number: 8762762Abstract: A method and apparatus for controlling the phase and frequency of the local clock of a USB device, the apparatus comprising circuitry for observing USB traffic and decoding from the USB traffic a periodic data structure containing information about the frequency and phase of a distributed clock frequency, and phase and circuitry for receiving the periodic data structure and generating from at least the periodic data structure a local clock signal locked in both frequency and phase to the periodic data structure. The circuitry for receiving the periodic data structure and generating the local clock signal can generate the local clock signal with a frequency that is a non-integral multiple of a frequency of the periodic data structure.Type: GrantFiled: February 15, 2007Date of Patent: June 24, 2014Assignee: ChronoLogic Pty LtdInventors: Peter Graham Foster, Alex Kouznetsov, Mykola Vlasenko
-
Publication number: 20140173323Abstract: A timing control circuit includes a single chip having a plurality of output ports; a chip selecting circuit having a plurality of control ports connected to the output ports and paths; a signal input circuit; a signal output circuit; and a switching circuit including a plurality of signal channels. The chip selecting circuit generates a selection signal according to a control signal and outputs the selected signal via one of the selected paths. One of the channels is selected when a selection signal is output via the selected channel. When one of the signal channels is selected and there are signals inputted by the signal input circuit via the signal channel, the signals from the signal input circuit are passed to the signal output circuit through the signal channel and the light emitting diode in the signal channel is turned on.Type: ApplicationFiled: June 24, 2013Publication date: June 19, 2014Inventor: GUANG-CHEN LI
-
Patent number: 8756446Abstract: A microprocessor has a low-power mode and a non-low power mode. The microprocessor includes a processor core for executing instructions provided to the microprocessor and a clock providing a clock signal, which in the non-low power mode has a first frequency and in the low power mode has a second frequency lower than the first frequency. A hardware timer is present, for scheduling an execution of an event by the microprocessor at a future point in time. The hardware timer is connected to the clock for determining a period of time between a current point in time and a point in time the event based on a number of clock cycles of the clock signal. A timer controller can determine, when the data processing system switches from the low power mode to the non-low power mode, a number of clock cycles of a clock signal with the first frequency that corresponds to a low-power mode period during which the microprocessor has been in the low power mode and adjusting the hardware timer based on the determined number.Type: GrantFiled: April 11, 2008Date of Patent: June 17, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Vianney Rancurel, Vincent Bufferne, Gregory Meunier
-
Patent number: 8756452Abstract: Pulses are used to control work ingress. Generally, a variable-speed clock is used for accepting work for lower-priority services. A clock rate is controlled by a load monitor. The load monitor periodically collects sensor measurements of resources available after allocations by higher-priority services. Based on the sensor measurements, the load monitor adjusts the clock speed up or down (i.e., depending on the amount of resources available after allocations by higher-priority services). At the boundary of the lower-priority service (e.g., where work enters the system), work requests are enqueued to be associated with a future pulse of the clock. Work is accepted or rejected based on a determination of whether the work request can be allocated a clock pulse within a defined period of time.Type: GrantFiled: March 1, 2013Date of Patent: June 17, 2014Assignee: Microsoft CorporationInventors: Nicholas A. Allen, Justin D. Brown
-
Patent number: 8756450Abstract: A memory module may have a redrive circuit having a plurality of redrive paths, a memory device, and a deskew circuit. The deskew circuit may be separate from the plurality of redrive paths. The deskew circuit may be coupled between the plurality of redrive paths and the memory device to selectively deskew data received in the redrive circuit.Type: GrantFiled: March 30, 2012Date of Patent: June 17, 2014Assignee: Intel CorporationInventor: Pete D. Vogt
-
Patent number: 8754681Abstract: An improved approach is described for implementing a clock management system. A multi-part phase locked loop circuit is provided to handle the different clock needs of the circuit, where each of the phase locked loops within the multi-part phase locked loop circuit may feed a clock output to one or more divider circuits. The divider circuits may be dedicated to specific components. For example, a SoC PLL may generate a clock output to a SoC divider that is dedicated to providing a clock to content address memory (CAM) components. This approach allows the clock management system to efficiently generate clock signals with variable levels of frequencies, even for complicated circuits having many different functional portions and components.Type: GrantFiled: June 17, 2011Date of Patent: June 17, 2014Assignee: NetLogic Microsystems, Inc.Inventors: Julianne J. Zhu, David T. Hass
-
Patent number: 8756395Abstract: Methods of operation of a memory device and system are provided in embodiments. Initialization operations are conducted at a first frequency of operation during an initialization sequence. Memory access operations are then performed at a second frequency of operation. The second frequency of operation is higher than the first frequency of operation. Also, the memory access operations include a read operation and a write operation. In an embodiment, information that represents the first frequency of operation and the second frequency of operation is read from a serial presence detect device.Type: GrantFiled: February 27, 2012Date of Patent: June 17, 2014Assignee: Rambus Inc.Inventors: Richard M. Barth, Ely K. Tsern, Craig E. Hampel, Frederick A. Ware, Todd W. Bystrom, Bradley A. May, Paul G. Davis
-
Publication number: 20140164816Abstract: Microprocessors are provided with decentralized logic and associated methods for indicating power related operating states, such as desired voltages and frequency ratios, to shared microprocessor power resources such as a voltage regulator module (VRM) and phase locked loops (PLLs). Each core is configured to generate a value to indicate a desired operating state of the core. Each core is also configured to receive a corresponding value from each other core sharing the applicable resource, and to calculate a composite value compatible with the minimal needs of each core sharing the applicable resource. Each core is further configured to conditionally drive the composite value off core to the applicable resource based on whether the core is designated as a master core for purposes of controlling or coordinating the applicable resource. The composite value is supplied to the applicable shared resource without using any active logic outside the plurality of cores.Type: ApplicationFiled: December 30, 2013Publication date: June 12, 2014Applicant: VIA TECHNOLOGIES, INC.Inventors: Darius D. Gaskins, G. Glenn Henry
-
Patent number: 8751852Abstract: An apparatus is provided that compensates for misalignment on a synchronous data bus. The apparatus includes a Joint Test Action Group (JTAG) interface, a synchronous bus optimizer, and a delay-locked loop (DLL). The JTAG interface is configured to receive control information over a standard JTAG bus, where the control information indicates an amount to delay a data bit signal associated with a data group. The synchronous bus optimizer is configured to receive the control information, and is configured to develop a value on a ratio bus that indicates the amount. The DLL is coupled to the ratio bus, and is configured generate a delayed data bit signal, where the DLL adds the amount of delay to the data bit signal to generate the delayed data bit signal.Type: GrantFiled: June 21, 2011Date of Patent: June 10, 2014Assignee: Via Technologies, Inc.Inventors: Darius D. Gaskins, James R. Lundberg
-
Patent number: 8751853Abstract: A Quad-Data Rate (QDR) controller and an implementation method thereof are disclosed in the present invention. The controller includes: an arbiter, a control state machine, a read data sampling clock generating module, a read data path module and a read data path calibrating module. The arbiter arbitrates commands and data according to the state of the control state machine; the read data sampling clock generating module generates read data sampling clocks with the same source and same frequency and different phases; the read data path calibrating module determines, among the generated read data sampling clocks, sampling clocks of positive edge data and negative edge data for the read data path module to read data by reading training words when the control state machine is in “read data path calibrating state”; the read data path module synchronizes the positive edge read data and negative edge data in a non-system clock domain to the system clock domain according to the determined sampling clocks.Type: GrantFiled: December 22, 2010Date of Patent: June 10, 2014Assignee: ZTE CorporationInventors: Jishan Ding, Wei Huang, Wei Lai, Jianbing Wang, Kedong Yu, Zhiyong Liao
-
Patent number: 8751851Abstract: An apparatus includes a Joint Test Action Group (JTAG) interface, a synchronous bus optimizer, a core clocks generator, and a synchronous strobe driver. The JTAG interface is configured to receive control information over a standard JTAG bus, where the control information indicates an amount to advance a synchronous data strobe associated with a data group. The synchronous bus optimizer is configured to receive the control information, and is configured to develop a value on a ratio bus that indicates the amount. The core clocks generator is coupled to the ratio bus and is configured to advance a data strobe clock by the amount. The synchronous strobe driver is configured to receive the data strobe clock, and is configured to employ the data strobe clock to generate the synchronous data strobe, where the synchronous data strobe, when enabled, is advanced also by the amount.Type: GrantFiled: June 21, 2011Date of Patent: June 10, 2014Assignee: VIA Technologies, Inc.Inventors: Darius D. Gaskins, James R. Lundberg
-
Patent number: 8751854Abstract: Techniques described herein generally relate to multi-core processors including two or more processor cores. Example embodiments may set forth devices, methods, and computer programs related to calculating a clock rate for one or more of the processor cores in the multi-core processor. One example method may include determining a first estimated workload for a first processor core and a second estimated workload for a second processor core within a scheduling interval in a periodic scheduling environment. In addition, a first clock rate for the first processor core may be calculated based on one or more of the first estimated workload, a maximum clock rate supported by the multi-core processor and/or the scheduling interval. Similarly, a second clock rate for the second processor core may also be calculated based on one or more of the second estimated workload, the maximum clock rate, and/or the scheduling interval.Type: GrantFiled: December 21, 2009Date of Patent: June 10, 2014Assignee: Empire Technology Development LLCInventors: Andrew Wolfe, Tom Conte
-
Patent number: 8751850Abstract: An apparatus is provided that compensates for misalignment on a synchronous data bus. The apparatus includes a resistor network, a composite delay element, and delay-locked loops (DLLs). The resistor network is configured to provide a ratio signal that indicates an amount to delay data bit signals associated with a data group. The composite delay element is configured to equalize delay paths within a receiving device, where the delay paths correspond to a data strobe signal that is received from a transmitting device. The receiving device and resistor network are coupled to a motherboard. The ratio signal enters said receiving device through an external pin. The DLLs are coupled to the ratio signal and disposed within the receiving device, and are configured to generate delayed data bit signals, where the DLLs add the amount of delay to the data bit signals to generate the delayed data bit signals.Type: GrantFiled: June 21, 2011Date of Patent: June 10, 2014Assignee: VIA Technologies, Inc.Inventors: Darius D. Gaskins, James R. Lundberg
-
Patent number: 8745433Abstract: A memory device includes a memory unit, a memory control unit that controls an access of the memory unit, a control unit that performs a communication process with a host device, a data terminal, a reset terminal, and a clock terminal. The control unit outputs a response signal for reporting the connection of the memory device to the host device through the data terminal in an m-th clock cycle (m is at least an integer of 1?m?n) corresponding to ID information of the memory device among first to n-th clock cycles (n is an integer of 2 or more) of clocks input to the clock terminal.Type: GrantFiled: February 18, 2011Date of Patent: June 3, 2014Assignee: Seiko Epson CorporationInventor: Jun Sato
-
Patent number: 8743633Abstract: An integrated semiconductor device including: a first semiconductor device having a clock generation section, first data storage sections storing input data as transfer data, data output terminals provided, one for each of the first data storage sections, and a clock output terminal adapted to output a transfer clock; and a second semiconductor device having data input terminals which receive the transfer data, a clock input terminal adapted to receive the transfer clock, second data storage sections associated with the data input terminals respectively to store input data, and selection sections associated with the second data storage sections respectively to select either the transfer data or data shifted and output to the associated second data storage section in a first series circuit which is formed by connecting the second data storage sections in series, the selection sections supplying the selected data to the associated second data storage section.Type: GrantFiled: June 13, 2011Date of Patent: June 3, 2014Assignee: Sony CorporationInventor: Takenori Aoki
-
Patent number: 8738957Abstract: An electronic device (12) for processing information that includes data and clock information and that is wirelessly received from another electronic device (14) may include a first processor (18) that controls only wireless communications with the another electronic device (14) and excluding operations associated only with the electronic device (12), a second processor (16) that controls the operations associated only with the electronic device (12) and excluding the wireless communications with the another device (14), and means (30-30??) for extracting the clock information and the data from the wirelessly received information and providing a corresponding clock signal and the data to the second processor (16) for synchronous receipt of the data by the second processor (16) using the clock signal.Type: GrantFiled: February 2, 2012Date of Patent: May 27, 2014Assignee: Roche Diagnostics Operations, Inc.Inventors: Jean-Noel Fehr, Thomas Von Buren, Urs Anliker
-
Patent number: 8738956Abstract: An apparatus comprising an analog-to-digital converter (ADC); a frequency-domain equalizer (FDEQ); a time-domain interpolator positioned between the ADC and the FDEQ, wherein the time domain interpolator is coupled to the ADC and the FDEQ and configured to perform a time-domain interpolation to compensate a signal sample for a plurality of ADC induced changes.Type: GrantFiled: April 28, 2011Date of Patent: May 27, 2014Assignee: Futurewei Technologies, Inc.Inventors: Yuanjie Chen, Chuandong Li, Zhuhong Zhang, Fei Zhu, Yu Sheng Bai
-
Patent number: 8738955Abstract: A semiconductor device includes an internal circuit configured to perform a specified operation in response to a predetermined command; a normal data input/output section configured to input/output a normal data synchronized with a center of a source clock, in response to data input/output commands; and a data recovery information signal input/output block configured to receive and store a data recovery information signal synchronized with an edge of the source clock and having a predetermined pattern, in response to either a command of the data input/output commands or the predetermined command upon entry to a data recovery operating mode, and to output the data recovery information signal after the passage of a predetermined time period.Type: GrantFiled: December 23, 2010Date of Patent: May 27, 2014Assignee: Hynix Semiconductor Inc.Inventor: Jung-Hoon Park
-
Publication number: 20140143583Abstract: A circuit for generating USB peripheral clock comprises: an internal oscillator, a controllable frequency divider, a frequency multiplier, a receiving counter and a frequency division controller, wherein the internal oscillator generates a clock having a fixed frequency; the controllable frequency divider processes frequency division on the clock generated by the internal oscillator; the frequency multiplier processes frequency multiplication on the clock after frequency division and transmits the clock after frequency multiplication to the USB main structure; the receiving counter receives an SOF packet which is transmitted by a host according to the clock outputted by the frequency multiplier, and counts intervals of receiving the SOF packet; and the frequency division controller compares the difference between the counting result of the receiving counter and a standard interval, controls and regulates frequency division parameters of the controllable frequency divider according to a comparing result thereoType: ApplicationFiled: November 19, 2013Publication date: May 22, 2014Applicant: IPGoal Microelectronics (Sichuan) Co., Ltd.Inventor: Xiu Yang
-
Patent number: 8731073Abstract: Methods, systems, and apparatuses are described for aligning lanes of low speed serial links coupled to a transceiver. The transceiver cooperatively performs lane alignment operations with a low speed device during initialization of the transceiver and the low speed device. The lane alignment operations are performed in-band using the low speed serial links, and therefore, do not require additional out-of-band-signaling wires between the transceiver and the low speed device to perform the lane alignment operations. The lane alignment operations may be performed by a handshaking process performed by the transceiver and the low speed device, where the transceiver and the low speed device provide training pattern(s) of data that are used to align the low speed serial links. The low speed serial links are continuously monitored after initialization is complete to detect various transient impairments and to re-initiate lane alignment operations in response to detecting such impairments.Type: GrantFiled: March 14, 2013Date of Patent: May 20, 2014Assignee: Broadcom CorporationInventor: Whay Sing Lee
-
Patent number: 8732514Abstract: Clock pulses of a variable speed clock are adjusted relative to system utilization. A load monitor periodically collects sensor measurements of resources and based on the sensor measurements, the load monitor adjusts the clock speed up or down.Type: GrantFiled: March 4, 2013Date of Patent: May 20, 2014Assignee: Microsoft CorporationInventors: Nicholas A. Allen, Justin D. Brown
-
Patent number: 8732495Abstract: Embodiments of the present disclosure include systems, apparatuses, and methods for dynamic frequency and voltage control of components used in a computer system. A system includes a processor voltage regulator and a system clock generator directly operably with each other. The processor voltage regulator provides a core voltage signal to a processor, and is configured to detect a present processor load state of the processor. The system clock generator is for providing a system clock signal to the processor. At least one of the processor voltage regulator or the system clock generator is further configured determine a desired frequency of the system clock signal responsive to the present processor load state, and determine a voltage level for the core voltage signal suitably paired with the desired frequency for proper operation of the processor at the desired frequency. Other systems, apparatuses, and methods are provided.Type: GrantFiled: August 31, 2010Date of Patent: May 20, 2014Assignee: Integrated Device Technology, Inc.Inventors: Ivan Hsiao, Eric Leung, Frank Matthews, Ordin Kuo, Dinh Bui, Duy Pham, Wallace Ly
-
Patent number: 8732511Abstract: An apparatus comprising a reference circuit, a resistor ladder, and an output circuit. The reference circuit may be configured to generate a reference signal in response to (i) a clock signal, (ii) a first phase signal and (iii) a second phase signal. The resistor ladder circuit may be configured to generate a tap voltage in response to the reference signal. The tap voltage may be generated by enabling one or more of a plurality of tap resistors. The output circuit may be configured to generate an adjusted clock signal in response to (i) the tap voltage, (ii) the clock signal, (iii) the first phase signal, (iv) the second phase signal, and (v) a reset signal. The adjusted clock signal may have an adjusted phase with respect to the clock signal.Type: GrantFiled: September 29, 2011Date of Patent: May 20, 2014Assignee: LSI CorporationInventor: Prasad Sawarkar
-
Patent number: 8726062Abstract: The present invention discloses data recovery architecture (CDR) to improve a multi-link system's tolerance to delay mismatches (or skewing effect) in its different links. The architecture is entirely digital and usable in any multi-link transceiver implementation that makes use of a separate clock link and requires timing synchronization between the different data links.Type: GrantFiled: December 1, 2011Date of Patent: May 13, 2014Assignee: Synopsys, Inc.Inventor: Jose Angelo Rebelo Sarmento
-
Patent number: 8724663Abstract: An implementation method and system, main control device and smart card for information transmission are provided. The method includes: the smart card notifying the main control device of the operating mode supported thereby; the smart card receiving a clock frequency returned by the main control device, and if the main control device determines that the smart card can support an externally provided clock frequency, the clock frequency is a second clock frequency; judging whether the smart card itself can support the second clock frequency, and if true, the smart card and the main control device carrying out information transmission based on the clock control signal of the second clock frequency; otherwise the smart card carrying out the transmission based on the dock control signal of the first clock frequency, and the main control device carrying out the transmission based on the clock control signal of the second clock frequency.Type: GrantFiled: March 3, 2011Date of Patent: May 13, 2014Assignee: ZTE CorporationInventor: Guohe Liang
-
Patent number: 8726064Abstract: An interconnection system, apparatus and method is described for arranging elements in a network, which may be a data memory system, computing system or communications system where the data paths are arranged and operated so as to control the power consumption and data skew properties of the system. A configurable switching element may be used to form the interconnections at nodes, where a control signal and other information is used to manage the power status of other aspects of the configurable switching element. Time delay skew of data being transmitted between nodes of the network may be altered by exchanging the logical and physical line assignments of the data at one or more nodes of the network. A method of laying out an interconnecting motherboard is disclosed which reduces the complexity of the trace routing.Type: GrantFiled: April 17, 2006Date of Patent: May 13, 2014Assignee: Violin Memory Inc.Inventor: Jon C. R. Bennett
-
Patent number: 8726057Abstract: A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a clock signal. Data pertaining to operating characteristics of the VRM or power supply may be one or both of two forms.Type: GrantFiled: June 4, 2013Date of Patent: May 13, 2014Assignee: Altera CorporationInventor: Daniel J. Allen
-
Patent number: 8726060Abstract: An adjustment circuit including tri-state circuits is provided between a transmitter circuit and a receiver circuit. Jitter generated by transmission of a signal over a long-distance interconnect is reduced by being converted into jitter of control signals generated by a pulse generator circuit in the tri-state circuits.Type: GrantFiled: January 3, 2012Date of Patent: May 13, 2014Assignee: Panasonic CorporationInventor: Tooru Wada
-
Patent number: 8726063Abstract: A computer-implemented method for performing processing including setting a timer associated with a first processing event, scheduling an expected time for the processing event using wall clock time, at the timer, using the expected time to calculate a delay associated with the timer, performing the first processing event in response to the timer, and setting a subsequent timer to compensate for the delay.Type: GrantFiled: July 26, 2011Date of Patent: May 13, 2014Assignee: Raytheon CompanyInventors: David W. Shin, Richard J. Kenefic, Saad Karim
-
Patent number: 8726061Abstract: Multiple media devices are synchronized in a multi-media system having a computer system, a plurality of media devices, and a display system. Each media device to be synchronized receives a front-end synchronization signal that periodically increments a front-end counter. The front-end counter represents an unadjusted system time (UST). The media device obtains a frame of data to be displayed from a computer system. The media device also receives a back-end synchronization signal that periodically increments a back-end counter each time a frame of data is to he displayed. The back-end counter represents a media stream count (MSC). UST and MSC data are periodically transmitted to the computer system for analysis and use by a synchronization algorithm. Specifically, UST is transmitted to the computer system each time a frame of data is obtained, and a UST/MSC pair is transmitted to the computer system each time a frame of data is displayed.Type: GrantFiled: August 8, 2011Date of Patent: May 13, 2014Assignee: RPX CorporationInventors: Michael K. Poimboeuf, Francis S. Bernard, Kevin A. Smith, Parkson Wong, Todd S. Stock, William R. Lawson
-
Publication number: 20140129867Abstract: In a system comprising a first device and a second device coupled via an interconnect, a method includes setting a rate of insertion of clock mismatch compensation symbols for a transmit port of the first device to one of a plurality of rates of insertion responsive to the second device having capability to compensate for a clock frequency mismatch. A device includes an interconnect interface comprising a transmit port and a receive port, and a configuration structure. The configuration structure comprises a capability field to store a value indicating whether the device has a capability to compensate for a clock frequency mismatch, and an enable field. The device further includes a packet control module to configure a rate of insertion of clock mismatch compensation symbols by the transmit port into a data stream responsive to a value stored at the enable field.Type: ApplicationFiled: November 6, 2012Publication date: May 8, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Gordon F. Caruk, Gerald R. Talbot
-
Patent number: 8719614Abstract: An apparatus is provided for generating a timing signal having an input for receiving a first signal indicating successive time intervals, means for receiving a second signal indicating successive time intervals, and a generator adapted to generate a timing signal based on the second signal and on a relationship between one or more time intervals of the first signal and one or more time intervals of the second signal. This arrangement enables a timing signal to be generated using a time signal produced by a source or device and to be based on a time signal produced by another source or device.Type: GrantFiled: March 9, 2010Date of Patent: May 6, 2014Assignee: Allen-Vanguard CorporationInventors: Trevor Noel Yensen, Ryan Shawn Halpin, Jeffrey Lariviere
-
Patent number: 8719616Abstract: A method for encoder frequency-shift compensation includes determining frequency values of an input encoder signal, determining repeatable frequency-shifts of the frequency values and generating a frequency-shift compensated clock using the repeatable frequency-shifts. A frequency-shift compensated clock includes a synthesizer configured to generate a frequency-shift compensated clock signal using repeatable frequency shifts and encoder clock signals.Type: GrantFiled: February 22, 2013Date of Patent: May 6, 2014Assignee: Seagate Technology LLCInventors: Koichi Wago, Sundeep Chauhan, David M. Tung
-
Patent number: 8719615Abstract: A semiconductor device performs operation in synchronization with a certain clock signal. The semiconductor device includes a control unit for outputting operation control information, a storage unit for storing data, a first operation unit for performing operation on first data in accordance with first operation control information, and a second operation unit for performing operation on second data in accordance with second operation control information. The first operation unit includes a plurality of operation circuits. The number of logic gates constituting the entire operation circuits is m. The second operation unit includes at least one operation circuit in which the number of logic gates is n (n>m). Each of the total delay of the operation unit or the total delay of the operation unit is set at a value equal to or less than the cycle of the clock signal.Type: GrantFiled: March 17, 2011Date of Patent: May 6, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yohei Hasegawa, Yutaka Yamada, Takashi Yoshikawa, Shigehiro Asano
-
Publication number: 20140122904Abstract: Disclosed are various embodiments providing processing circuitry that generates an output for each clock cycle of a clock signal using a logic block, the logic block being powered by a supply voltage. The processing circuitry detects whether the output has stabilized at a point in time before the end of a clock cycle of the clock signal, the point in time being based at least upon a delay line. In response to detecting whether the output has stabilized at the point in time, the processing circuitry dynamically adjusts at least one or the supply voltage or a frequency of the clock signal.Type: ApplicationFiled: November 27, 2012Publication date: May 1, 2014Applicant: BROADCOM CORPORATIONInventors: David Money Harris, Kwok Ping Hui
-
Patent number: 8713345Abstract: A local timing circuit receives a reference timing signal and generates a multi-phase timing signal for output to a digital signal processing circuit.Type: GrantFiled: January 26, 2011Date of Patent: April 29, 2014Assignee: Sony CorporationInventor: Tatsuya Sugioka
-
Patent number: 8713347Abstract: A system and method are disclosed for masking a clock input from a clock line when the clock line is not being driven by a clock source. The clock mask is triggered by a clock cycle from the clock source. In one version, a memory controller configures a masking circuit to either allow a clock signal to the clock input or to mask the clock input from a bidirectional clock bus. The masking circuit may comprise a storage element and a gate, as an example.Type: GrantFiled: June 10, 2011Date of Patent: April 29, 2014Assignee: Marvell International Ltd.Inventor: Ross Swanson
-
Patent number: 8713346Abstract: A method of calibrating a module whose operation is dependent upon a module clock signal, the method comprising: over each calibration period of a plurality of such periods, obtaining a measure of the frequency of an observed signal, the observed signal being the module clock signal or a clock signal generated based upon the module clock signal; influencing operation of the module in dependence upon the obtained measures so as to calibrate the module; and for each said calibration period, taking account of a position in time of the end of that calibration period relative to a particular feature of the observed signal and delaying the start of the following calibration period relative to a subsequent said particular feature of the observed signal in dependence upon that position.Type: GrantFiled: February 15, 2011Date of Patent: April 29, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Jens Wagner, Armin Dietrich, Jürgen Rohn, Mathias Sedner, Kai Dieffenbach