In A Transistor Or 3-terminal Device Patents (Class 977/936)
-
Publication number: 20120049890Abstract: In accordance with some embodiments, logical circuits comprising carbon nanotube field effect transistors are disclosed herein.Type: ApplicationFiled: August 23, 2011Publication date: March 1, 2012Inventors: Ali Keshavarzi, Juanita Kurtlin, Vivek De
-
Patent number: 8120015Abstract: A resonant structure is provided, including a first terminal, a second terminal which faces the first terminal, a wire unit which connects the first terminal and the second terminal, a third terminal which is spaced apart at a certain distance from the wire unit and which resonates the wire unit, and a potential barrier unit which is formed on the wire unit and which provides a negative resistance component. Accordingly, transduction efficiency can be enhanced.Type: GrantFiled: January 22, 2009Date of Patent: February 21, 2012Assignees: Samsung Electronics Co., Ltd., Korea University Industrial and Academic Collaboration FoundationInventors: Yun-Kwon Park, Sung-Woo Hwang, Jea-Shik Shin, Byeoung-Ju Ha, Jae-Sung Rieh, In-Sang Song, Yong-Kyu Kim, Byeong-Kwon Ju, Hee-Tae Kim
-
Patent number: 8114723Abstract: A structure, memory devices using the structure, and methods of fabricating the structure. The structure includes: an array of nano-fins, each nano-fin comprising an elongated block of semiconductor material extending axially along a first direction, the nano-fins arranged in groups of at least two nano-fins each, wherein ends of nano-fins of each adjacent group of nano-fins are staggered with respect to each other on both a first and a second side of the array; wherein nano-fins of each group of nano-fins are electrically connected to a common contact that is specific to each group of nano-fins such that the common contacts comprise a first common contact on the first side of the array and a second common contact on the second side of the array; and wherein each group of nano-fins has at least two gates that electrically control the conductance of nano-fins of the each group of nano-fins.Type: GrantFiled: June 7, 2010Date of Patent: February 14, 2012Assignee: International Business Machines CorporationInventors: Kailash Gopalakrishnan, Rohit Sudhir Shenoy
-
Patent number: 8093669Abstract: The present invention discloses methods and processes for producing magnetic nanotransistors containing carbon nanotubes. The nanotube is attached to at least one magnetic particle, the nanotube is then placed in between the two fixed magnetic moments, and subjected to an external magnetic field. The current passing through the nanotube can be controlled using the external magnetic field.Type: GrantFiled: May 11, 2009Date of Patent: January 10, 2012Assignee: Honda Motor Co., Ltd.Inventor: Avetik Harutyunyan
-
Publication number: 20120001689Abstract: A multiple transistor differential amplifier is implemented on a segment of a single graphene nanoribbon. Differential amplifier field effect transistors are formed on the graphene nanoribbon from a first group of electrical conductors in contact with the graphene nanoribbon and a second group of electrical conductors insulated from, but exerting electric fields on, the graphene nanoribbon thereby forming the gates of the field effect transistors. A transistor in one portion of the graphene nanoribbon and a transistor in another portion of the graphene nanoribbon are responsive to respective incoming electrical signals. A current source, also formed on the graphene nanoribbon, is connected with the differential amplifier, and the current source and the differential amplifier operating together generate an outgoing signal responsive to the incoming electrical signal.Type: ApplicationFiled: August 25, 2011Publication date: January 5, 2012Inventor: Lester F. LUDWIG
-
Patent number: 8080822Abstract: A method for fabricating a sol-gel film composition for use in a thin film transistor is disclosed. The method includes fabricating the sol-gel dielectric composition by solution processing at a temperature in the range 60° C. to 225° C. The sol-gel film made by the method, and an organic thin-film transistor incorporating the sol-gel film are also disclosed.Type: GrantFiled: May 22, 2007Date of Patent: December 20, 2011Assignees: Nanyang Technological University, Agency for Science, Technology and ResearchInventors: Ebinazar Benjamin Namdas, Tommy Cahyadi, G. Subodh Mhaisalkar, Pooi See Lee, Zhikuan Chen, Yeng Ming Lam, Lixin Song
-
Patent number: 8062939Abstract: A semiconductor storage element includes: a semiconductor layer constituted of a line pattern with a predetermined width formed on a substrate; a quantum dot forming an electric charge storage layer formed on the semiconductor layer through a first insulating film serving as a tunnel insulating film; an impurity diffusion layer formed in a surface layer of the semiconductor layer so as to sandwich the quantum dot therebetween; and a control electrode formed on the quantum dot through a second insulating film.Type: GrantFiled: February 18, 2011Date of Patent: November 22, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Kenji Kawabata
-
Patent number: 8043942Abstract: Disclosed is a method for producing core-shell nanowires in which an insulating film is previously patterned to block the contacts between nanowire cores and nanowire shells. According to the method, core-shell nanowires whose density and position is controllable can be produced in a simple manner. Further disclosed are nanowires produced by the method and a nanowire device comprising the nanowires. The use of the nanowires leads to an increase in the light emitting/receiving area of the device. Therefore, the device exhibits high luminance/efficiency characteristics.Type: GrantFiled: October 31, 2007Date of Patent: October 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Eun Kyung Lee, Jai Yong Han, Byoung Lyong Choi, Kyung Sang Cho
-
Publication number: 20110253969Abstract: Disclosed is a method for making graphene nanoribbons (GNRs) by controlled unzipping of structures such as carbon nanotubes (CNTs) by etching (e.g., argon plasma etching) of nanotubes partly embedded in a polymer film. The GNRs have smooth edges and a narrow width distribution (2-20 nm). Raman spectroscopy and electrical transport measurements reveal the high quality of the GNRs. Such a method of unzipping CNTs with well-defined structures in an array will allow the production of GNRs with controlled widths, edge structures, placement and alignment in a scalable fashion for device integration. GNRs may be formed from nanostructures in a controlled array to form arrays of parallel or overlapping structures. Also disclosed is a method in which the CNTs are in a predetermined pattern that is carried over and transferred to a substrate for forming into a semiconductor device.Type: ApplicationFiled: April 15, 2010Publication date: October 20, 2011Applicant: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Hongie Dai, Liying Jiao
-
Patent number: 8039870Abstract: A multifinger carbon nanotube field-effect transistor (CNT FET) is provided in which a plurality of nanotube top gated FETs are combined in a finger geometry along the length of a single carbon nanotube, an aligned array of nanotubes, or a random array of nanotubes. Each of the individual FETs are arranged such that there is no geometrical overlap between the gate and drain finger electrodes over the single carbon nanotube so as to minimize the Miller capacitance (Cgd) between the gate and drain finger electrodes. A low-K dielectric may be used to separate the source and gate electrodes in the multifinger CNT FET so as to further minimize the Miller capacitance between the source and gate electrodes.Type: GrantFiled: January 28, 2008Date of Patent: October 18, 2011Assignee: RF Nano CorporationInventors: Peter J. Burke, Steffen McKernan, Dawei Wang, Zhen Yu
-
Patent number: 7994593Abstract: A solid-state field-effect transistor device for detecting chemical and biological species and for detecting changes in radiation is disclosed. The device includes a quantum wire channel section to improve device sensitivity. The device is operated in a fully depleted mode such that a sensed biological, chemical or radiation change causes an exponential change in channel conductance of the transistor.Type: GrantFiled: June 9, 2008Date of Patent: August 9, 2011Assignee: The Arizona Board of RegentsInventors: Bharath R. Takulapalli, Gerard Laws, John Devens Gust, Jr., Trevor Thornton
-
Patent number: 7977690Abstract: Techniques for combining nanotechnology with photovoltaics are provided. In one aspect, a method of forming a photovoltaic device is provided comprising the following steps. A plurality of nanowires are formed on a substrate, wherein the plurality of nanowires attached to the substrate comprises a nanowire forest. In the presence of a first doping agent and a first volatile precursor, a first doped semiconductor layer is conformally deposited over the nanowire forest. In the presence of a second doping agent and a second volatile precursor, a second doped semiconductor layer is conformally deposited over the first doped layer. The first doping agent comprises one of an n-type doping agent and a p-type doping agent and the second doping agent comprises a different one of the n-type doping agent and the p-type doping agent from the first doping agent. A transparent electrode layer is deposited over the second doped semiconductor layer.Type: GrantFiled: August 19, 2009Date of Patent: July 12, 2011Assignee: International Business Machines CorporationInventors: Supratik Guha, Hendrik F. Hamann, Emanuel Tutuc
-
Patent number: 7972931Abstract: The present invention relates to a method of manufacturing thin-film transistors using nanoparticles and thin film transistors manufactured by the method. A hydrophilic buffer layers are deposited on the substrates to facilitate formation of nanoparticle films. Sintered nanoparticles are used as an active layer and dielectric materials of high dielectric coefficient are also used as a gate dielectric layer to form a top gate electrode on the gate dielectric layer, thereby enabling low-voltage operation and low-temperature fabrication.Type: GrantFiled: January 17, 2007Date of Patent: July 5, 2011Assignee: Korea University Industrial & Academic Collaboration FoundationInventors: Sangsig Kim, Kyoung-Ah Cho, Dong-Won Kim, Jae-Won Jang
-
Publication number: 20110133284Abstract: A wafer-scale multiple carbon nanotube transfer process is provided. According to one embodiment of the invention, plasma exposure processes are performed at various stages of the fabrication process of a carbon nanotube device or article to improve feasibility and yield for successive transfers of nanotubes. In one such carbon nanotube transfer process, a carrier material is partially etched by a plasma process before removing the carrier material through, for example, a wet etch. By applying the subject plasma exposure processes, fabrication of ultra-high-density nanotubes and ultra-high-density nanotube grids or fabrics is facilitated. The ultra-high-density nanotubes and ultra-high-density nanotube grids or fabrics fabricated utilizing embodiments of the invention can be used, for example, to make high-performance carbon nanotube field effect transistors (CNFETs) and low cost, highly-transparent, and low-resistivity electrodes for solar cell and flat panel display applications.Type: ApplicationFiled: March 5, 2010Publication date: June 9, 2011Inventors: SUBHASISH MITRA, Nishant P. Patil, Chung Chun Wan, H.-S. Philip Wong
-
Patent number: 7947977Abstract: A thin film transistor includes a source electrode, a drain electrode, a semiconducting layer, and a gate electrode. The drain electrode is spaced from the source electrode. The semiconducting layer is electrically connected to the source electrode and the drain electrode. The gate electrode is insulated from the source electrode, the drain electrode, and the semiconducting layer by an insulating layer. The at least one of the source electrode, drain electrode, and the gate electrode includes a metallic carbon nanotube layer. The metallic carbon nanotube layer includes a plurality of metallic carbon nanotubes.Type: GrantFiled: April 2, 2009Date of Patent: May 24, 2011Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Kai-Li Jiang, Qun-Qing Li, Shou-Shan Fan
-
Patent number: 7948081Abstract: A semiconductor device uses a carbon nanotube structure, which reduces an electric resistance and a thermal resistance by increasing a density of the carbon nanotubes. An insulation film covers a first electrically conductive material. A second electrically conductive material is provided on the insulation film. A plurality of carbon nanotubes extend through the insulation film by being filled in an opening part that exposes the first electrically conductive material. The carbon nanotubes electrically connect the first electrically conductive material and the second electrically conductive material to each other. Ends of the carbon nanotubes are fixed to a recessed part provided on a surface of the first electrically conductive material.Type: GrantFiled: January 25, 2005Date of Patent: May 24, 2011Assignee: Fujitsu LimitedInventors: Akio Kawabata, Mizuhisa Nihei, Masahiro Horibe
-
Patent number: 7944735Abstract: Random access memory including nanotube switching elements. A memory cell includes first and second nanotube switching elements and an electronic memory. Each nanotube switching element includes conductive terminals, a nanotube article and control circuitry capable of controllably form and unform an electrically conductive channel between the conductive terminals. The electronic memory is a volatile storage device capable of storing a logic state in response to electrical stimulus. In certain embodiment the electronic memory has cross-coupled first and second inverters in electrical communication with the first and second nanotube switching elements. The cell can operate as a normal electronic memory, or can operate in a shadow memory or store mode (e.g., when power is interrupted) to transfer the electronic memory state to the nanotube switching elements. The device may later be operated in a recall mode where the state of the nanotube switching elements may be transferred to the electronic memory.Type: GrantFiled: August 31, 2009Date of Patent: May 17, 2011Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Thomas Rueckes, Brent M. Segal
-
Publication number: 20110101302Abstract: Methods, materials, systems and apparatus are described for depositing a separated nanotube networks, and fabricating, separated nanotube thin-film transistors and N-type separated nanotube thin-film transistors. In one aspect, a method of depositing a wafer-scale separated nanotube networks includes providing a substrate with a dielectric layer. The method includes cleaning a surface of the wafer substrate to cause the surface to become hydrophilic. The cleaned surface of the wafer substrate is functionalized by applying a solution that includes linker molecules terminated with amine groups. High density, uniform separated nanotubes are assembled over the functionalized surface by applying to the functionalized surface a separated nanotube solution that includes semiconducting nanotubes.Type: ApplicationFiled: November 5, 2010Publication date: May 5, 2011Applicant: UNIVERSITY OF SOUTHERN CALIFORNIAInventors: Chongwu Zhou, Chuan Wang, Jialu Zhang, Koungmin Ryu, Alexander Badmaev, Lewis Gomez De Arco
-
Patent number: 7932549Abstract: A trench-type storage device includes a trench in a substrate (100), with bundles of carbon nanotubes (202) lining the trench and a trench conductor (300) filling the trench. A trench dielectric (200) may be formed between the carbon nanotubes and the sidewall of the trench. The bundles of carbon nanotubes form an open cylinder structure lining the trench. The device is formed by providing a carbon nanotube catalyst structure on the substrate and patterning the trench in the substrate; the carbon nanotubes are then grown down into the trench to line the trench with the carbon nanotube bundles, after which the trench is filled with the trench conductor.Type: GrantFiled: December 18, 2003Date of Patent: April 26, 2011Assignee: International Business Machines CorporationInventors: Steven J. Holmes, Toshiharu Furukawa, Mark C. Hakey, David V. Horak, Charles W. Koburger, III, Larry A. Nesbit
-
Patent number: 7932792Abstract: A device comprising a nanotube configured as a resonator, a source electrode, a gate electrode, a drain electrode and at least one impeding element, wherein the at least one impeding element is configured to minimize energy loss due to a contact resistance between at least the source electrode and the nanotube.Type: GrantFiled: February 22, 2008Date of Patent: April 26, 2011Assignee: Nokia CorporationInventors: Risto Kaunisto, Jari Kinaret, Eleanor Campbell, Andreas Isacsson, SangWook Lee, Anders Eriksson
-
Publication number: 20110089403Abstract: An electronic device, a transparent display and methods for fabricating the same are provided, the electronic device including a first, a second and a third element each formed of a two-dimensional (2D) sheet material. The first, second, and third elements are stacked in a sequential order or in a reverse order. The second element is positioned between the first element and the third element. The second element has an insulator property, the first and third elements have a metal property or a semiconductor property.Type: ApplicationFiled: September 7, 2010Publication date: April 21, 2011Inventors: Yun-sung Woo, Sun-ae Seo, Dong-chul Kim, Hyun-jong Chung
-
Publication number: 20110081770Abstract: Fabricating single-walled carbon nanotube transistor devices includes removing undesirable types of nanotubes. These undesirable types of nanotubes may include nonsemiconducting nanotubes, multiwalled nanotubes, and others. The undesirable nanotubes may be removed electrically using voltage or current, or a combination of these. This approach to removing undesirable nanotubes is sometimes referred to as “burn-off.” The undesirable nanotubes may be removed chemically or using radiation. The undesirable nanotubes of an integrated circuit may be removed in sections or one transistor (or a group of transistors) at a time in order to reduce the electrical current used or prevent damage to the integrated circuit during burn-off.Type: ApplicationFiled: August 24, 2006Publication date: April 7, 2011Applicant: ATOMATE CORPORATIONInventor: Thomas W. Tombler, JR.
-
Patent number: 7915709Abstract: The invention relates to a semiconductor device (10) with a semiconductor body (12) comprising a bipolar transistor with an emitter region, a base region and a collector region (1, 2, 3) of, respectively, a first conductivity type, a second conductivity type opposite to the first conductivity type, and the first conductivity type. One of the emitter or collector regions (1, 3) comprises a nanowire (30). The base region (2) has been formed from a layer (20) at the surface of the semiconductor body (12); the other one (3, 1) of the emitter or collector regions (1, 3) has been formed in the semiconductor body (12) below the base region (2). The emitter or collector region (1, 3) comprising the nanowire (30) has been provided on the surface of the semiconductor body (12) such that its longitudinal axis extends perpendicularly to the surface.Type: GrantFiled: July 7, 2005Date of Patent: March 29, 2011Assignee: NXP B.V.Inventors: Godefridus Adrianus Maria Hurkx, Prabhat Agarwal, Abraham Rudolf Balkenende, Petrus Hubertus Cornelis Magnee, Melanie Maria Hubertina Wagemans, Erik Petrus Antonius Maria Bakkers, Erwin Hijzen
-
Publication number: 20110057168Abstract: A 3-terminal electronic device includes: a control electrode; a first electrode and a second electrode; and an active layer that is provided between the first electrode and the second electrode and is provided to be opposed to the control electrode via an insulating layer. The active layer includes a collection of nanosheets. When it is assumed that the nanosheets have an average size LS and the first electrode and the second electrode have an interval D therebetween, LS/D?10 is satisfied.Type: ApplicationFiled: August 26, 2010Publication date: March 10, 2011Applicant: SONY CORPORATIONInventor: Toshiyuki Kobayashi
-
Publication number: 20110042650Abstract: A photodetector which uses single or multi-layer graphene as the photon detecting layer is disclosed. Multiple embodiments are disclosed with different configurations of electrodes. In addition, a photodetector array comprising multiple photodetecting elements is disclosed for applications such as imaging and monitoring.Type: ApplicationFiled: August 24, 2009Publication date: February 24, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Phaedon Avouris, Yu-Ming Lin, Thomas Mueller, Fengnian Xia
-
Patent number: 7884359Abstract: Described herein is a field ionization and electron impact ionization device consisting of carbon nanotubes with microfabricated integral gates that is capable of producing short pulses of ions.Type: GrantFiled: June 22, 2009Date of Patent: February 8, 2011Assignee: The United States of America as represented by the Secretary of the NavyInventors: David S. Y. Hsu, Jonathan L Shaw
-
Publication number: 20110017985Abstract: The present invention is an electronic device and a process for making the electronic device in which the semiconductor component comprises at least one carbon nanotube functionalized with a fluorinated olefin. Functionalization with the fluorinated olefin renders the carbon nanotube semiconducting.Type: ApplicationFiled: April 1, 2009Publication date: January 27, 2011Inventors: Graciela Beatriz Blanchet, Helen S.M. Lu
-
Publication number: 20110012176Abstract: An electronic device includes a conductive channel defining a crystal structure and having a length and a thickness tC; and a dielectric film of thickness tg in contact with a surface of the channel. Further, the film comprises a material that exerts one of a compressive or a tensile force on the contacted surface of the channel such that electrical mobility of the charge carriers (electrons or holes) along the channel length is increased due to the compressive or tensile force in dependence on alignment of the channel length relative to the crystal structure. Embodiments are given for chips with both hole and electron mobility increased in different transistors, and a method for making such a transistor or chip.Type: ApplicationFiled: July 20, 2009Publication date: January 20, 2011Inventors: Dureseti CHIDAMBARRAO, Xiao Hu LIU, Lidija SEKARIC
-
Publication number: 20110012096Abstract: A nanostructure comprising at least one semiconductor nanoparticle bound to a photocatalytic unit of a photosynthetic organism is disclosed. The nanoparticle and a binding between the nanoparticle and the photocatalytic unit are selected such that transfer of electrons from the photocatalytic unit to the nanoparticle is prevented or suppressed relative to transfer of excitons from the nanoparticle to the photocatalytic unit. Uses of same and methods of fabricating devices with same are also disclosed. Nanostructures comprising electrically conductive nanoparticles are also disclosed.Type: ApplicationFiled: February 19, 2009Publication date: January 20, 2011Applicants: RAMOT AT TEL-AVIV UNIVERSITY LTD., OHIO UNIVERSITY OFFICES OF INNOVATION CENTER AND TInventors: Chanoch Carmeli, Itai Carmeli, Ludmila Frolov, Shachar Richter, Yossi Rosenwaks, Alexander Govorov
-
Publication number: 20110006286Abstract: An electrical device includes an insulating substrate; an elongated piezoelectric semiconductor structure, a first electrode and a second electrode. A first portion of the elongated piezoelectric semiconductor structure is affixed to the substrate and a second portion of the elongated piezoelectric semiconductor structure extends outwardly from the substrate. The first electrode is electrically coupled to a first end of the first portion of the elongated piezoelectric semiconductor structure. The second electrode is electrically coupled to a second end of the first portion of the elongated piezoelectric semiconductor structure.Type: ApplicationFiled: August 13, 2010Publication date: January 13, 2011Applicant: GEORGIA TECH RESEARCH CORPORATIONInventors: Zhong L. Wang, Peng Fei
-
Publication number: 20100320437Abstract: The invention provides methods functionalizing a planar surface of a graphene layer, a graphite surface, or microelectronic structure. The graphene layer, graphite surface, or planar microelectronic structure surface is exposed to at least one vapor including at least one functionalization species that non-covalently bonds to the graphene layer, a graphite surface, or planar microelectronic surface while providing a functionalization layer of chemically functional groups, to produce a functionalized graphene layer, graphite surface, or planar microelectronic surface.Type: ApplicationFiled: June 10, 2008Publication date: December 23, 2010Applicant: President and Fellows of Harvard CollegeInventors: Roy G. Gordon, Damon B. Farmer
-
Patent number: 7847397Abstract: An apparatus composed of: (a) a substrate; and (b) a deposited composition comprising a liquid and a plurality of metal nanoparticles with a covalently bonded stabilizer.Type: GrantFiled: December 12, 2007Date of Patent: December 7, 2010Assignee: Xerox CorporationInventors: Yiliang Wu, Yuning Li, Beng S Ong
-
Publication number: 20100272140Abstract: A method for producing a high frequency optical signal component representative of a high frequency electrical input signal component, includes the following steps: providing a semiconductor transistor structure that includes a base region of a first semiconductor type between semiconductor emitter and collector regions of a second semiconductor type; providing, in the base region, at least one region exhibiting quantum size effects; providing emitter, base, and collector electrodes respectively coupled with the emitter, base, and collector regions; applying electrical signals, including the high frequency electrical signal component, with respect to the emitter, base, and collector electrodes to produce output spontaneous light emission from the base region, aided by the quantum size region, the output spontaneous light emission including the high frequency optical signal component representative of the high frequency electrical signal component; providing an optical cavity for the light emission in the regiType: ApplicationFiled: April 16, 2010Publication date: October 28, 2010Inventors: Gabriel Walter, Milton Feng, Nick Holonyak, JR., Han Wui Then, Chao-Hsin Wu
-
Publication number: 20100258784Abstract: A cavity free, broadband approach for engineering photon emitter interactions via sub-wavelength confinement of optical fields near metallic nanostructures. When a single CdSe quantum dot (QD) is optically excited in close proximity to a silver nanowire (NW), emission from the QD couples directly to guided surface plasmons in the NW, causing the wire's ends to light up. Nonclassical photon correlations between the emission from the QD and the ends of the NW demonstrate that the latter stems from the generation of single, quantized plasmons. Results from a large number of devices show that the efficient coupling is accompanied by more than 2.5-fold enhancement of the QD spontaneous emission, in a good agreement with theoretical predictions.Type: ApplicationFiled: September 18, 2008Publication date: October 14, 2010Inventors: Mikhail D. Lukin, Alexander S. Zibrov, Alexey V. Akimov, Philip R. Hemmer, Hongkun Park, Aryesh Mukherjee, Darrick E. Chang, Chun Liang Yu
-
Publication number: 20100248209Abstract: The embodiments of the invention relate to a device having a first substrate comprising a transistor; a second substrate; an insulating layer in between and adjoining the first and second substrates; and an opening within the second substrate, the opening being aligned with the transistor; wherein the transistor is configured to detect an electrical charge change within the opening. Other embodiments relate to a method including providing a substrate comprising a first part, a second part, and an insulating layer in between and adjoining the first and second parts; fabricating a transistor on the first part; and fabricating an opening within the second part, the opening being aligned with the transistor; wherein the transistor is configured to detect an electrical charge change within the opening.Type: ApplicationFiled: June 30, 2006Publication date: September 30, 2010Inventors: Suman Datta, Shriram Ramanathan, Jack T. Kavalieros, Justin K. Brask, Brandon Barnett
-
Publication number: 20100240199Abstract: Among others, techniques are described for forming nanotubes. In one aspect, a method includes forming a base layer of a transition metal on a substrate. The method also includes heating the substrate with the base layer in a mixture of gases to grow nanotubes on the base layer.Type: ApplicationFiled: March 19, 2010Publication date: September 23, 2010Inventors: Chongwu Zhou, Lewis Gomez De Arco, Ashkay Kumar
-
Patent number: 7795044Abstract: An electronically scannable multiplexing device is capable of addressing multiple bits within a volatile or non-volatile memory cell. The multiplexing device generates an electronically scannable conducting channel with two oppositely formed depletion regions. The depletion width of each depletion region is controlled by a voltage applied to a respective control gate at each end of the multiplexing device. The present multi-bit addressing technique allows, for example, 10 to 100 bits of data to be accessed or addressed at a single node. The present invention can also be used to build a programmable nanoscale logic array or for randomly accessing a nanoscale sensor array.Type: GrantFiled: December 18, 2008Date of Patent: September 14, 2010Assignee: International Business Machines CorporationInventors: Hemantha Kumar Wickramasinghe, Kailash Gopalakrishnan
-
Patent number: 7791433Abstract: A nanotube apparatus is described. The apparatus includes a first electrode having a first edge. An array of nanotubes distributed in a closed path are also included. The closed path surrounds the first electrode and adjacent to the first edge. The closed path is also locally straight. Each of the nanotubes has an end that is free to oscillate. The apparatus also includes a second electrode having a second edge surrounding both the first electrode and the array of nanotubes. Methods are also described.Type: GrantFiled: February 29, 2008Date of Patent: September 7, 2010Assignee: Nokia CorporationInventors: Risto H. S. Kaunisto, Jari Kinaret, Eleanor Campbell, Andreas Isacsson, Sang-Wook Lee, Anders Eriksson
-
Patent number: 7790539Abstract: A microelectronic device and a method for producing the device can overcome the disadvantages of known electronic devices composed of carbon molecules, and can deliver performance superior to the known devices. An insulated-gate field-effect transistor includes a multi-walled carbon nanotube (10) having an outer semiconductive carbon nanotube layer (1) and an inner metallic carbon nanotube layer (2) that is partially covered by the outer semiconductive carbon nanotube layer (1). A metal source electrode (3) and a metal drain electrode (5) are brought into contact with both ends of the semiconductive carbon nanotube layer (1) while a metal gate electrode (4) is brought into contact with the metallic carbon nanotube layer (2). The space between the semiconductive carbon nanotube layer (1) and the metallic carbon nanotube layer (2) is used as a gate insulating layer.Type: GrantFiled: November 20, 2008Date of Patent: September 7, 2010Assignee: Sony CorporationInventors: Ryuichiro Maruyama, Masafumi Ata, Masashi Shiraishi
-
Patent number: 7790560Abstract: Methods, apparatus and systems form memory structures, such as flash memory structures from nanoparticles by providing a source of nanoparticles as a conductive layer. The particles are moved by application of a field, such as an electrical field, magnetic field and even electromagnetic radiation. The nanoparticles are deposited onto an insulating surface over a transistor in a first distribution of the nanoparticles. A field is applied to the nanoparticles on the surface that applies a force to the particles, rearranging the nanoparticles on the surface by the force from the field to form a second distribution of nanoparticles on the surface. A protective and enclosing insulating layer is deposited on the nanoparticle second distribution. The addition of a top conductive layer completes a basic flash memory structure.Type: GrantFiled: March 12, 2008Date of Patent: September 7, 2010Assignee: Board of Regents of the Nevada System of Higher EducationInventor: Biswajit Das
-
Patent number: 7781831Abstract: A semiconductor device includes a substrate (12), a first insulating layer (14) over a surface of the substrate (12), a layer of nanocrystals (13) over a surface of the first insulating layer (14), a second insulating layer (15) over the layer of nanocrystals (13). A nitriding ambient is applied to the second insulating layer (15) to form a barrier to further oxidation when a third insulating layer (22) is formed over the substrate (12). The nitridation of the second insulating layer (15) prevents oxidation or shrinkage of the nanocrystals and an increase in the thickness of the first insulating layer 14 without adding complexity to the process flow for manufacturing the semiconductor device (10).Type: GrantFiled: December 12, 2007Date of Patent: August 24, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Sangwoo Lim, Robert F. Steimle
-
Publication number: 20100202483Abstract: A method for producing light emission from a semiconductor structure, including the following steps: providing a semiconductor structure that includes a first semiconductor junction between an emitter region of a first conductivity type and a base region of a second conductivity type opposite to that of the first conductivity type, and a second semiconductor junction between the base region and a drain region; providing, within the base region, a region exhibiting quantum size effects; providing an emitter electrode coupled with the emitter region; providing a base/drain electrode coupled with the base region and the drain region; and applying signals with respect to the emitter and base/drain electrodes to obtain light emission from the semiconductor structure.Type: ApplicationFiled: January 7, 2010Publication date: August 12, 2010Inventors: Gabriel Walter, Milton Feng, Nick Holonyak, JR.
-
Patent number: 7768304Abstract: Nanotube-based logic circuitry is disclosed. Tri-stating elements add an enable/disable function to the circuitry. The tri-stating elements may be provided by nanotube-based switching devices. In the disabled state, the outputs present a high impedance, i.e., are tri-stated, which state allows interconnection to a common bus or other shared communication lines. In embodiments wherein the components are non-volatile, the inverter state and the control state are maintained in the absence of power. Such an inverter may be used in conjunction with and in the absence of diodes, resistors and transistors or as part of or as a replacement to CMOS, biCMOS, bipolar and other transistor level technologies.Type: GrantFiled: October 30, 2007Date of Patent: August 3, 2010Assignee: Nantero, Inc.Inventor: Claude L. Bertin
-
Patent number: 7759996Abstract: Data storage circuits and components of such circuits constructed using nanotube switching elements. The storage circuits may be stand-alone devices or cells incorporated into other devices or circuits. The data storage circuits include or can be used in latches, master-slave flip-flops, digital logic circuits, memory devices and other circuits. In one aspect of the invention, a master-slave flip-flop is constructed using one or more nanotube switching element-based storage devices. The master storage element or the slave storage element or both may be constructed using nanotube switching elements, for example, using two nanotube switching element-based inverters. The storage elements may be volatile or non-volatile. An equilibration device is provided for protecting the stored data from fluctuations on the inputs. Input buffers and output buffers for data storage circuits of the invention may also be constructed using nanotube switching elements.Type: GrantFiled: June 26, 2008Date of Patent: July 20, 2010Assignee: Nantero, Inc.Inventor: Claude L. Bertin
-
Patent number: 7749922Abstract: The present invention provides structures and devices comprising conductive segments and conductance constricting segments of a nanowire, such as metallic, superconducting or semiconducting nanowire. The present invention provides structures and devices comprising conductive nanowire segments and conductance constricting nanowire segments having accurately selected phases including crystalline and amorphous states, compositions, morphologies and physical dimensions, including selected cross sectional dimensions, shapes and lengths along the length of a nanowire. Further, the present invention provides methods of processing nanowires capable of patterning a nanowire to form a plurality of conductance constricting segments having selected positions along the length of a nanowire, including conductance constricting segments having reduced cross sectional dimensions and conductance constricting segments comprising one or more insulating materials such as metal oxides.Type: GrantFiled: May 4, 2006Date of Patent: July 6, 2010Assignee: The Board of Trustees of the University of IllinoisInventors: Alexey Bezryadin, Mikas Remeika
-
Patent number: 7745295Abstract: Some embodiments include methods of forming memory cells. Dopant is implanted into a semiconductor substrate to form a pair of source/drain regions that are spaced from one another by a channel region. The dopant is annealed within the source/drain regions, and then a plurality of charge trapping units are formed over the channel region. Dielectric material is then formed over the charge trapping units, and control gate material is formed over the dielectric material. Some embodiments include memory cells that contain a plurality of nanosized islands of charge trapping material over a channel region, with adjacent islands being spaced from one another by gaps. The memory cells can further include dielectric material over and between the nanosized islands, with the dielectric material forming a container shape having an upwardly opening trough therein. The memory cells can further include control gate material within the trough.Type: GrantFiled: November 26, 2007Date of Patent: June 29, 2010Assignee: Micron Technology, Inc.Inventor: Hussein I. Hanafi
-
Publication number: 20100133689Abstract: Copper (I) amidinate precursors for forming copper thin films in the manufacture of semiconductor devices, and a method of depositing the copper (I) amidinate precursors on substrates using chemical vapor deposition or atomic layer deposition processes.Type: ApplicationFiled: May 11, 2009Publication date: June 3, 2010Applicant: ADVANCED TECHNOLOGY MATERIALS, INC.Inventors: Chongying Xu, Alexander Borovik, Thomas H. Baum
-
Publication number: 20100123120Abstract: A semiconductor photodetector for photon detection without the use of avalanche multiplication, and capable of operating at low bias voltage and without excess noise. In one embodiment, the photodetector comprises a plurality of InP/AlInGaAs/AlGaAsSb layers, capable of spatially separating the electron and the hole of an photo-generated electron-hole pair in one layer, transporting one of the electron and the hole of the photo-generated electron-hole pair into another layer, focalizing it into a desired volume and trapping it therein, the desired volume having a dimension in a scale of nanometers to reduce its capacitance and increase the change of potential for a trapped carrier, and a nano-injector, capable of injecting carriers into the plurality of InP/AlInGaAs/AlGaAsSb layers, where the carrier transit time in the nano-injector is much shorter than the carrier recombination time therein, thereby causing a very large carrier recycling effect.Type: ApplicationFiled: September 27, 2006Publication date: May 20, 2010Applicant: Northwestern UniversityInventor: Hooman Mohseni
-
Patent number: 7720514Abstract: Receiver circuits using nanotube based switches and logic. Preferably, the circuits are dual-rail (differential). A receiver circuit includes a differential input having a first and second input link, and a differential output having a first and second output link. First, second, third and fourth switching elements each have an input node, an output node, a nanotube channel element, and a control structure disposed in relation to the nanotube channel element to controllably form and unform an electrically conductive channel between said input node and said output node. The receiver circuit can sense small voltage inputs and convert them to larger voltage swings.Type: GrantFiled: February 12, 2008Date of Patent: May 18, 2010Assignee: Nantero, Inc.Inventor: Claude L. Bertin
-
Publication number: 20100117034Abstract: Example embodiments of the present invention relate to an organic semiconductor material using carbon nanotubes having increased semiconductivity, an organic semiconductor thin film using the same and an organic semiconductor device employing the thin film. By using the organic semiconductor material according to example embodiments of the present invention, a room-temperature wet process may be applied and a high-performance organic semiconductor device capable of simultaneously exhibiting increased electrical properties is provided.Type: ApplicationFiled: August 30, 2006Publication date: May 13, 2010Inventors: Kook Min Han, Jae Young Choi, Seon Mi Yoon, Sang Yoon Lee, Jong Min Kim, Byung Ki Kim