Patents Represented by Law Firm Hickman & Beyer
-
Patent number: 5702957Abstract: Disclosed is an IC structure providing conductive lines for routing within a semiconductor substrate immediately below the level of the active IC devices. These "buried" conductive lines are insulated from each other by dielectric regions formed as an insulating plane immediately below the active devices and resembling a conventional silicon on insulator (SOI) structure. Within this plane, however, the buried conductive lines provide routes between various active device elements to form some circuit connections such as intracell connections for a gate array. Thus, the buried conductive lines replace some routing from the metallization/dielectric layer stack on top of the active region.Type: GrantFiled: September 20, 1996Date of Patent: December 30, 1997Assignee: LSI Logic CorporationInventor: Gobi R. Padmanabhan
-
Patent number: 5700007Abstract: An arcade game including a progressive bonus apparatus connected to a plurality of individual game units. The progressive bonus apparatus receives score contributions from each game unit to increase a progressive score. When players achieve a predetermined task on a game unit, they receive a non-monetary award based on the progressive score. Each game unit connected to the progressive bonus apparatus may take the form of an arcade-type game with a rotating wheel on which to base scoring. A playing piece is directed down a playing surface towards a target end, and the wheel is rotated according to the target that was hit by the playing piece. The position of the wheel when it stops rotating affects the score. A non-monetary award based on the score is dispensed to the player when the game is completed.Type: GrantFiled: April 21, 1995Date of Patent: December 23, 1997Assignee: RLT Acquisition, Inc.Inventors: Bryan M. Kelly, Norman B. Petermeier, Matthew F. Kelly, J. Richard Oltmann
-
Patent number: 5701140Abstract: A method and apparatus for use with a computer for providing commands to a computer through tracked manual gestures and for providing feedback to the user through forces applied to the interface. A user manipulatable object is coupled to a mechanical linkage which is, in turn, supportable on a fixed surface. The mechanical linkage or the user manipulatable object is tracked by sensors for sensing the location and/or orientation of the object. A multi-processor system architecture is disclosed wherein a host computer system is interfaced with a dedicated microprocessor which is responsive to the output of the sensors and provides the host computer with information derived from the sensors. The host computer has an application program which responds to the information provided via the microprocessor and which can provide force-feedback commands back to the microprocessor, which is felt by a user via the user manipulatable object.Type: GrantFiled: February 16, 1996Date of Patent: December 23, 1997Assignee: Immersion Human Interface Corp.Inventors: Louis B. Rosenberg, Bernard G. Jackson
-
Patent number: 5698344Abstract: Ferroelectric materials are disclosed as reversible holographic recording media (25) for use in two-photon recording systems. The ferroelectric materials disclosed herein provide long-lived electronic states intermediate the ferroelectric material's valence and conduction bands. These intermediate states have a sufficiently long life (on the order of 1 to 100 milliseconds) that low-power continuous wave ("cw") lasers (1) can be used to record interference patterns on them. Thus, two-photon holographic recording systems are also disclosed which do not require high-power, short pulse length, mode-locked or Q-switched lasers. Rather, the disclosed holographic recording systems employ visible and near IR cw lasers such as diode lasers.The disclosed two-photon holographic recording systems provide for absorption of a first photon which excites electrons of holographic recording media to an intermediate state.Type: GrantFiled: March 12, 1997Date of Patent: December 16, 1997Assignee: SRI InternationalInventors: Yu Sheng Bai, Ravinder Kachru
-
Patent number: 5698873Abstract: A base cell design is disclosed, which base cell design includes ten transistor base cell design that includes (1) a first group of four n-type transistors; (2) a second group of four p-type transistors; and (3) a third group of two n-type transistors. The transistors in the first and second groups have substantially the same gate widths, while the transistors of the third group have a substantially smaller gate width. Further, the transistors of the first and second groups all have gates that are aligned in parallel with a first axis, and the transistors of the third group all have gates that are aligned in parallel with a second axis that is substantially perpendicular to the first axis. The first and second groups of transistors each contain at least one set of two transistors which are connected in series and share a source/drain region.Type: GrantFiled: March 8, 1996Date of Patent: December 16, 1997Assignee: LSI Logic CorporationInventors: Michael J. Colwell, Teh-Kuin Lee
-
Patent number: 5697611Abstract: A redemption-type arcade game apparatus with a game token return. A token receiving mechanism on the game apparatus receives a game token or coin having a monetary value from a player. A game having a finite duration is started on the game apparatus in response to receiving the token. A desired goal can be achieved by a player during the game, such as guiding a playing piece into one or more apertures on a playing surface, or having the playing piece fall into a collector for a progressive bonus award. If the player achieves the desired goal during the duration of the game, an award dispenser dispenses a nonmonetary award to the player. When the desired goal is not achieved by the player during the duration of the game, a token having the same monetary value as the inserted token is returned to the player. The game apparatus also includes progressive features which provide an award to the player based on a progressive score if the player achieves a progressive goal.Type: GrantFiled: January 17, 1995Date of Patent: December 16, 1997Assignee: RLT Acquisition, Inc.Inventors: Matthew F. Kelly, J. Richard Oltmann
-
Patent number: 5695107Abstract: A redemption ticket and dispenser therefor. The redemption tickets or "stamps" are printed with indicia that include a sequence of successive characters printed across multiple tickets. The tickets may have about a thickness of white bond paper (20 lb.) and a length as little as three-quarters of an inch. A notch is cut at a perforation between each of the tickets of the strip, and the ticket strip can be gummed to allow the tickets to adhere to a surface. A ticket dispenser for dispensing the improved (or other) redemption tickets receives a ticket strip from a ticket supply and includes a rear guide, sensor, front guide, and drive roller along a ticket path. The drive roller engages and pulls the tickets strip along the ticket path, while the rear and front guides align the ticket strip. The ticket strip is wrapped at least partially around the guides and drive roller so that drag is induced on the ticket strip to prevent a recipient of the tickets from pulling the tickets out of the dispenser.Type: GrantFiled: August 31, 1995Date of Patent: December 9, 1997Inventor: Stephen P. Shoemaker, Jr.
-
Patent number: 5696926Abstract: A system for extending the data capacity of a primary storage device in a computer which utilizes transparent data compression. The system utilizes a compressed memory even within the primary storage device along with a compression/decompression algorithm to extend the memory space. The system also includes a water line or limit within the primary storage device to ensure that memory space is always available.Type: GrantFiled: February 13, 1996Date of Patent: December 9, 1997Assignee: Apple Computer, Inc.Inventors: Daniel J. Culbert, Robert V. Welland
-
Patent number: 5696455Abstract: The present invention provides a reconfigurable programmable logic device (PLD) that saves its own programmed state without the use of an external memory device or without additional control logic on the PLD. A non-volatile memory cell is incorporated with each SRAM cell in the PLD to form a configuration memory cell. The non-volatile memory cells store the programmed states of the associated SRAM cells even after termination of power to the system. Each non-volatile memory cell then restores the configured state of its associated SRAM cell upon system power-up by "mapping" its contents to the SRAM cell. The non-volatile memory cell may be implemented either by an Erasable Programmable Read Only Memory cell ("EPROM") or an Electrically Erasable Programmable Read Only Memory cell ("EEPROM").Type: GrantFiled: August 19, 1996Date of Patent: December 9, 1997Assignee: Altera CorporationInventor: Raminda Madurawe
-
Patent number: 5696383Abstract: A method and apparatus for measuring the curvature of a wafer. The apparatus includes a laser head that includes multiple laser sources that each emit a laser beam, each beam having a different wavelength. A CPU selects one of the sources to emit a beam. The beam is directed through a lens within the laser head and onto a surface of a wafer. The beam is reflected from the surface of the wafer and detected by a detector. The present invention includes a motor to cause relative motion between the laser head and the wafer such that the beam scans across the surface of the wafer, relaying data to the detector and the CPU. The CPU calculates the curvature of the wafer surface using the scanned data. The CPU selects a different laser source to direct a beam having a different wavelength at the wafer surface to avoid destructive interference that may occur with previously-used wavelengths.Type: GrantFiled: May 9, 1996Date of Patent: December 9, 1997Assignee: Ann F. KooInventor: David Cheng
-
Patent number: 5694088Abstract: A phase locked loop including an in-phase detector (IPD), a quadrature phase detector (QPD), a frequency detector (FD), a squelch, a filter, and a voltage controlled oscillator (VCO). The in-phase detector has an IPD sample input, an IPD input, and an IPD output, where the IPD sample input is coupled to a data input. The quadrature phase detector has a QPD sample input, a QPD input, and a QPD output, where the QPD sample input is coupled to the data input. The frequency detector has a first FD input coupled to the IPD output, a second FD input coupled to the QPD output, and a FD output. The squelch has a squelch input, an enable input, and a squelch output where the squelch input is coupled to the IPD output and the squelch enable is coupled to the FD output. The filter has a filter input coupled to the squelch output and a filter output. The voltage controlled oscillator has a VCO input coupled to the filter output, a VCO in-phase output, and a VCO quadrature output.Type: GrantFiled: July 8, 1996Date of Patent: December 2, 1997Assignee: Maxim Integrated Products, Inc.Inventor: Andrew H. Dickson
-
Patent number: 5693082Abstract: A tunable microwave ablation catheter system is disclosed which matches the impedance of its power supply with the transmission line to minimize reflected power and optimize energy delivery to targeted tissues. The tuner itself may be located in the power supply, the transmission line or the antenna. Tuner mechanisms at these locations can change the antenna configuration, move material relative to the antenna, or alter the waveguide. A controller monitors the catheter system operation. A method of medical treatment is disclosed where the impedances of the components of the systems are adjusted during use to compensate for impedance variations.Type: GrantFiled: September 6, 1994Date of Patent: December 2, 1997Assignee: Fidus Medical Technology CorporationInventors: Glen Grant Warner, David Alan Grundy, R. Hardwin Mead
-
Patent number: 5694349Abstract: A high speed, low power parallel multiplier is described. The parallel multiplier includes specialized hardware circuitry designed to perform complex multiplication operations at high speeds. The parallel multiplier requires significantly less die area than conventionally required, which results in reduced manufacturing costs and reduced power consumption.Type: GrantFiled: March 29, 1996Date of Patent: December 2, 1997Assignee: Amati Communications Corp.Inventor: Debajyoti Pal
-
Patent number: 5691648Abstract: A method and apparatus for measuring sheet resistance and thickness of thin films and substrates. A four-point probe assembly engages the surface of a film on a substrate, and the thickness of the substrate is determined from the point of contact between the probes and film. A measuring apparatus then outputs a voltage waveform which applies a voltage to probes of the probe assembly. An inverter inverts the voltage and provides the inverted voltage on another probe of the probe assembly, thus inducing a current in these probes of the four point probe and through the surface of the film. Two other probes measure a voltage in the film created by the current. The voltages on the current probes provide a voltage close to zero at the other probes, thus allowing these other probes to measure voltages with greater precision. The current created by the voltage waveform and the voltage created across the inner probes are measured for each voltage level of the waveform.Type: GrantFiled: November 16, 1995Date of Patent: November 25, 1997Inventor: David Cheng
-
Patent number: 5692183Abstract: A number of methods and apparatus are disclosed for providing transparent persistence in a distributed object operating environment are disclosed. In general, the present invention teaches replacing the value in the object's data pointer (addressing information which points to the objects limited persistent memory) with a pointer value which points out to another persistent storage device. In preferred embodiments, a persistent storage manager (external and transparent to the distributed object) maintains the object data. In a specific embodiment, a distributed object framework is provided which has the mechanism for providing the transparent persistent strategy of the present invention. An object developer develops object implementations which the distributed object generates distributed objects with, in the process automatically providing transparent persistence.Type: GrantFiled: March 31, 1995Date of Patent: November 25, 1997Assignee: Sun Microsystems, Inc.Inventors: Mark W. Hapner, Alan Snyder
-
Patent number: 5691898Abstract: A method and apparatus for providing safe and low-cost force feedback peripherals for consumer applications. A device microprocessor local to an interface device is coupled to the host by a first interface bus. The microprocessor receives host commands from the host computer on the first interface bus, such as an RS-232 interface, and commands an actuator to apply a force to a user object, such as a joystick, in response to host commands. A sensor detects positions of the user object and outputs signals to the host on a second interface bus, such as a PC game port bus, separate from the first bus. In a "recoil" embodiment, a user initiates force feedback by pressing a button on the joystick, which sends an activation signal to the actuator. In other recoil embodiments, the host computer can transmit one or more enable signals and/or activation signals to the actuator to enable or command forces.Type: GrantFiled: March 28, 1996Date of Patent: November 25, 1997Assignee: Immersion Human Interface Corp.Inventors: Louis B. Rosenberg, Adam C. Braun, Bruce M. Schena
-
Patent number: 5691218Abstract: A gate array is disclosed having a programmable polysilicon layer which serves as both the gate electrodes for MOS transistors and routing lines for some connections between gate electrodes. The gate array structure is formed on a semiconductor substrate and has an array of identical base cells located in a core region of the structure. Each such base cell includes the following elements: (1) a plurality of transistors, each of which includes a gate electrode; and (2) one or more gate connection strips formed on the substrate and electrically connecting selected gate electrodes of two or more of the transistors. Preferably, the gate connection strips are made from the same material as the selected gate electrodes (e.g., polysilicon) and are integrally connected therewith. The gate connection strips may patterned (i.e., programmed) to form substrate level routing between gates of various transistors.Type: GrantFiled: March 8, 1996Date of Patent: November 25, 1997Assignee: LSI Logic CorporationInventors: Michael J. Colwell, Teh-Kuin Lee, Jane C.T. Chiu, Abraham F. Yee, Stanley Yeh, Gobi R. Padmanabhan
-
Patent number: 5688709Abstract: A semiconductor memory device capacitor is disclosed which has a trench capacitor portion provided in a semiconductor substrate and a fin capacitor portion provided above the substrate. The trench capacitor portion includes (i) a trench extending from an upper surface of the semiconductor substrate downwardly into the substrate, and (ii) an electrically conductive trench electrode provided interior to the trench. And the fin capacitor portion includes (i) a fin electrode having a body portion and two or more electrically conductive fins extending outwardly from the body portion, (ii) a fin dielectric layer conformally coating the two or more electrically conductive fins, and (iii) a cell electrode surrounding and in intimate contact with the two or more electrically conductive fins.Type: GrantFiled: February 14, 1996Date of Patent: November 18, 1997Assignee: LSI Logic CorporationInventor: Michael D. Rostoker
-
Patent number: 5685963Abstract: A wafer processing system including a processing chamber, a low pressure pump coupled to the processing chamber for pumping noble and non-noble gases, a valve mechanism coupling a source of noble gas to the processing chamber, an in situ getter pump disposed within the processing chamber which pumps certain non-noble gases during the flow of the noble gas into the chamber, and a processing mechanism for processing a wafer disposed within the processing chamber. Preferably, the in situ getter pump can be operated at a number of different temperatures to preferentially pump different species of gas at those temperatures. A gas analyzer is used to automatically control the temperature of the getter pump to control the species of gasses that are pumped from the chamber.Type: GrantFiled: October 31, 1994Date of Patent: November 11, 1997Assignee: SAES Pure Gas, Inc.Inventors: D'Arcy H. Lorimer, Gordon P. Krueger
-
Patent number: 5686201Abstract: Disclosed are positive electrodes containing active-sulfur-based composite electrodes. The cells include active-sulfur, an electronic conductor, and an ionic conductor. These materials are provided in a manner allowing at least about 10% of the active-sulfur to be available for electrochemical reaction. Also disclosed are methods for fabricating active-sulfur-based composite electrodes. The method begins with a step of combining the electrode components in a slurry. Next, the slurry is homogenized such that the electrode components are well mixed and free of agglomerates. Thereafter, before the electrode components have settled or separated to any significant degree, the slurry is coated on a substrate to form a thin film. Finally, the coated film is dried to form the electrode in such a manner that the electrode components do not significantly redistribute.Type: GrantFiled: July 26, 1996Date of Patent: November 11, 1997Assignee: Polyplus Battery Company, Inc.Inventor: May-Ying Chu