Patents Represented by Attorney, Agent or Law Firm J. S. Solakian
  • Patent number: 5678047
    Abstract: U2G is a software tool that runs on the GCOS-8 operating system and enables it recognize and process the commonly used commands of the UNIX operating system. U2G is a UNIX-GCOS-8 translator that enables the GCOS-8 to recognize, accept and execute UNIX commands. Thus, it enables the UNIX users to work with the GCOS-8 system without prior training. U2G can translate the most commonly used UNIX commands along with their respective options into equivalent GCOS-8 Time Sharing System (TSS) commands. U2G can be used with a "Verbose" mode option which serves to provide descriptive information about the commands and the translation process. U2G has on-line help screens and "explain" pages for all of the important concepts and equivalences. U2G enhances the capabilities of GCOS-8 by supporting the important UNIX concept of "aliasing" and the use of shell variables. Another enhancement to GCOS-8 is support for I/O redirection and simple command procedures.
    Type: Grant
    Filed: May 22, 1995
    Date of Patent: October 14, 1997
    Assignee: Bull HN Information Systems Inc.
    Inventors: Forouzan Golshani, Thomas H. Howell
  • Patent number: 5671418
    Abstract: U2G is a software tool that runs on the GCOS-8 operating system and enables it recognize and process the commonly used commands of the UNIX operating system. U2G is a UNIX-GCOS-8 translator that enables the GCOS-8 to recognize, accept and execute UNIX commands. Thus, it enables the UNIX users to work with the GCOS-8 system without prior training. U2G can translate the most commonly used UNIX commands along with their respective options into equivalent GCOS-8 Time Sharing System (TSS) commands. U2G can be used with a "verbose" mode option which serves to provide descriptive information about the commands and the translation process. The verbose mode is disabled by a "terse" command.
    Type: Grant
    Filed: May 22, 1995
    Date of Patent: September 23, 1997
    Assignee: Bull HN Information Systems Inc.
    Inventors: Forouzan Golshani, Thomas H. Howell
  • Patent number: 5663685
    Abstract: Compensation circuits are disclosed for correcting phase offset during apparent phase lock of a dual flip-flop phase detector type of phase locked loop, which phase offset is due to circuit delays in the phase detector. Simultaneous "pump up" and "pump down" signals, present even during apparent phase lock because of such circuit delays, are peak sampled through long lime constant filters and summed to derive a compensating signal which is applied to the reference input to the differential amplifier which controls the local oscillator, thereby exactly counteracting the offset component of the voltage appearing at the signal input to the differential amplifier which is developed during normal operation of the phase detector, filter and summing circuit of the phase locked loop at apparent phase lock.
    Type: Grant
    Filed: March 29, 1996
    Date of Patent: September 2, 1997
    Assignee: Bull HN Information Systems Inc.
    Inventor: Donald R. Kesner
  • Patent number: 5659268
    Abstract: Compensation circuits are disclosed for correcting phase offset during apparent phase lock of a dual flip-flop phase detector type of phase locked loop. The phase offset is due to circuit delays in the phase detector which result in the issuance of simultaneous "pump up" and "pump down" signals, present even during apparent phase lock. A second pair of flip-flops (or a single flip-flop) of the same type used in the phase detector is sampled to obtain a compensating signal which is applied to the reference input of a differential amplifier in the loop filter. Each of the second pair of flip-flops is forced to assume a permanent state (for example, set) such that their respective Q and Q-bar outputs are always representative of the logic voltage levels at the corresponding outputs of the flip-flops in the phase detector from which the "pump up" and "pump down" are sourced.
    Type: Grant
    Filed: March 29, 1996
    Date of Patent: August 19, 1997
    Assignee: Bull HN Information Systems Inc.
    Inventor: Donald R. Kesner
  • Patent number: 5649090
    Abstract: A fault tolerant computer system includes at least two central processing units each having a cache memory and a parity error detector adapted to sense parity errors in blocks of information read from and write to cache and to issue a cache parity read or write error flag if a parity error is sensed. A system bus couples the CPU to a System Control Unit having a parity error correction facility, and a memory bus couples the SCU to a main memory. An error recovery control feature distributed across the CPU, including a Service Processor and the operating system software, is responsive to the sensing of a read parity error flag in a sending CPU and a write parity error flag in a receiving CPU in conjunction with a siphon operation for transferring the faulting block from the sending CPU to main memory via the SCU (in which given faulting block is corrected) and for subsequently transferring the corrected memory block from main memory to the receiving CPU when a retry is instituted.
    Type: Grant
    Filed: May 31, 1991
    Date of Patent: July 15, 1997
    Assignee: Bull hn Information Systems Inc.
    Inventors: David S. Edwards, William A. Shelly, Jiuyih Chang, Minoru Inoshita, Leonard G. Trubisky
  • Patent number: 5644761
    Abstract: In order to efficiently undertake the micro-steps required to execute an extended instruction in a central processing unit, a main sequence controller and a separate basic operations controller having its own sequencer and the ability to run semi-autonomously are provided. Normally, the main sequence controller determines the operation of the basic operations controller, but, in the case of execution of, for example, a multi-word instruction requiring extended basic operations, the basic operations controller temporarily takes control over the main controller until the extended basic operations have been completed. The result is a relatively simple sequencer that supports tight micro-coded functions where many of the sequence decisions can be predetermined.
    Type: Grant
    Filed: June 5, 1992
    Date of Patent: July 1, 1997
    Assignee: Bull HN Information Systems Inc.
    Inventors: Ronald W. Yoder, Ronald E. Lange, William A. Shelly, Russell W. Guenthner, Richard L. Demers
  • Patent number: 5619699
    Abstract: U2G is a software tool that runs on the GCOS-8 operating system and enables it recognize and process the commonly used commands of the UNIX operating system. U2G is a UNIX-GCOS-8 translator that enables the GCOS-8 to recognize, accept and execute UNIX commands. Thus, it enables the UNIX users to work with the GCOS-8 system without prior training. U2G can translate the most commonly used UNIX commands along with their respective options into equivalent GCOS-8 Time Sharing System (TSS) commands. U2G can be used with a "Verbose" mode option which serves to provide descriptive information about the commands and the translation process. U2G has on-line help screens and "explain" pages for all of the important concepts and equivalences. U2G enhances the capabilities of GCOS-8 by supporting the important UNIX concept of "aliasing" and the use of shell variables. Further, the UNIX "piping" feature is made available to GCOS-8.
    Type: Grant
    Filed: May 22, 1995
    Date of Patent: April 8, 1997
    Assignee: Bull HN Information Systems Inc.
    Inventors: Forouzan Golshani, Thomas H. Howell
  • Patent number: 5590301
    Abstract: In order to achieve the integration of a plurality of processors, each capable of directly addressing a limited internal space storage range, with a larger external memory space (e.g., a mass memory), the processors are organized into clusters, each having a plurality of processors and a common secondary cache. Each cluster is assigned a two-bit cluster number. Intermediate a primary cache in each processor and the secondary cache in the cluster, an address translator is provided for effecting transformation between internal memory space addresses and external memory space addresses. The external memory space is divided into areas private to each cluster and shared by all the processors. An internal address indicator bit, in conjunction with the cluster number from a requesting processor primary cache, is employed to set up the transformation either to the private external space of that cluster or the shared external space.
    Type: Grant
    Filed: October 6, 1995
    Date of Patent: December 31, 1996
    Assignee: Bull HN Information Systems Inc.
    Inventors: Russell W. Guenthner, Leonard Rabins
  • Patent number: 5568622
    Abstract: Method and apparatus to reduce the number of control words stored in a read only control store of a microprogrammed unit of the CPU of a large scale computer. A set of control fields are required to control the active elements of the unit to cause the unit to execute a large number of different basic operations. Typically the required set of control fields are included in control words stored in a control store controlling the unit during the execution of a basic operation. Obtaining some of the set of required control fields from other sources available within the unit results in a significant reduction in the number of control words stored in the control store without reducing the functionality of the unit.
    Type: Grant
    Filed: April 15, 1993
    Date of Patent: October 22, 1996
    Assignee: Bull HN Information Systems Inc.
    Inventors: Wilbur Stewart, Richard L. Demers, Ronald E. Lange
  • Patent number: 5507000
    Abstract: In a central processor incorporating at least one co-processor, such as a floating point arithmetic co-processor, in addition to a basic arithmetic logic unit, the problem of rationalizing the contents of the accumulator and supplementary accumulator registers without the burden of speed penalties is addressed and solved. This is achieved by providing input/output access to a common register file and by switching control of the register file to the proper processing unit appropriately. A single, shared accumulator register and a single, shared supplementary accumulator register are included in the stack along with other sharable registers such as address modification registers. Thus, the contents of the accumulator register and the supplementary accumulator register are always up-to-date and available to all processing units in the central processor without the need for first carrying out rationalization steps.
    Type: Grant
    Filed: September 26, 1994
    Date of Patent: April 9, 1996
    Assignee: Bull HN Information Systems Inc.
    Inventors: Wilbur L. Stewart, Ronald E. Lange, Richard L. Demers, Jeffrey D. Weintraub
  • Patent number: 5495579
    Abstract: In order to validate data manipulation results in a CPU which incorporates duplicate basic processing units or integrity, which BPUs are typically each implemented on a single VLSI circuit chip, and which is capable of performing single and double precision data manipulation to obtain first and second data manipulation results, which should be identical, and a cache unit for receiving data manipulation results from both BPUs and for transferring specified information words simultaneously to both BPUs upon request. These operations are controlled by cache interface control signals identically generated in each BPU. In each BPU, the control signals are arranged into first and second groups which are nominally identical. The first control signal group is transmitted to the cache unit from one BPU while the second control group is transmitted to the cache unit from the other BPU. In each BPU, parity is generated for each control group separately.
    Type: Grant
    Filed: March 25, 1994
    Date of Patent: February 27, 1996
    Assignee: Bull HN Information Systems Inc.
    Inventors: William A. Shelly, Ronald E. Lange, Donald C. Boothroyd
  • Patent number: 5450561
    Abstract: In a data processing system which employs a cache memory feature, a method and exemplary special purpose apparatus for practicing the method are disclosed to lower the cache miss ratio for called operands. Recent cache misses are stored in a first in, first out miss stack, and the stored addresses are searched for displacement patterns thereamong. Any detected pattern is then employed to predict a succeeding cache miss by prefetching from main memory the signal identified by the predictive address. The apparatus for performing this task is preferably hard wired for speed purposes and includes subtraction circuits for evaluating variously displaced addresses in the miss stack and comparator circuits for determining if the outputs from at least two subtraction circuits are the same indicating a pattern yielding information which can be combined with an address in the stack to develop a predictive address.
    Type: Grant
    Filed: July 29, 1992
    Date of Patent: September 12, 1995
    Assignee: Bull HN Information Systems Inc.
    Inventor: Charles P. Ryan
  • Patent number: 5440724
    Abstract: In order to validate data manipulation results in a CPU which incorporates duplicate BPUs for integrity, which BPUs are typically each implemented on a single VLSI circuit chip, and which is capable of performing single and double precision data manipulation operations, two cache units are employed. Each cache unit is dedicated to handling half-bytes of information and incorporates highly reliable data validating logic without the necessity for providing double word wide output busses from each BPU. This feature, which lowers the lead count to each VLSI chip, is obtained by dedicating each cache unit to handling half-bytes of information.
    Type: Grant
    Filed: June 17, 1993
    Date of Patent: August 8, 1995
    Assignee: Bull HN Information Systems Inc.
    Inventors: Donald C. Boothroyd, Bruce E. Flocken
  • Patent number: 5435000
    Abstract: In order to validate data manipulation results in a CPU which incorporates duplicate BPUs for integrity, which BPUs are typically each implemented on a single VLSI circuit chip, and which is capable of performing single and double precision data manipulation operations, two cache units are employed. Each cache unit is dedicated to handling half-bytes of information and incorporates highly reliable data validating logic without the necessity for providing double word wide output busses from each BPU. This feature, which lowers the lead count to each VLSI chip, is obtained by dedicating each cache unit to handling half-bytes of information.
    Type: Grant
    Filed: May 19, 1993
    Date of Patent: July 18, 1995
    Assignee: Bull HN Information Systems Inc.
    Inventors: Donald C. Boothroyd, Mark T. Chase, Russell W. Guenthner
  • Patent number: 5422837
    Abstract: In order to validate data manipulation results in a CPU which incorporates duplicate BPUs for integrity, which BPUs are typically each implemented on a single VLSI circuit chip, and which is capable of performing single and double precision data manipulation operations, two cache units are employed. Each cache unit is dedicated to handling half-bytes of information and incorporates highly reliable data validating logic without the necessity for providing double word wide output busses from each BPU. This feature, which lowers the lead count to each VLSI chip, is obtained by dedicating each cache unit to handling half-bytes of information.
    Type: Grant
    Filed: December 14, 1993
    Date of Patent: June 6, 1995
    Assignee: Bull HN Information Systems Inc.
    Inventors: Donald C. Boothroyd, Bruce E. Flocken, Minoru Inoshita
  • Patent number: 5408651
    Abstract: In order to efficiently recover from a processing error in a central processing trait (CPU) incorporating a cache memory and a basic processing unit, the BPU is provided in duplicate, and all BPU data manipulation operations are performed redundantly. After duplicate data has been obtained from the cache memory and manipulated by the duplicate BPUs, the outputs from the duplicate BPUs are placed on respective master (MRB) and slave (SRB) result busses which are coupled to the cache unit where the results are compared for identity. If the results are not identical, a local error signal is issued.
    Type: Grant
    Filed: September 27, 1993
    Date of Patent: April 18, 1995
    Assignee: Bull HN Information Systems Inc.
    Inventors: Bruce E. Flocken, Russell W. Guenthner, Clinton B. Eckard, Sleiman Chamoun, Jeffrey D. Weintraub
  • Patent number: 5394555
    Abstract: A computer cluster architecture including a plurality of CPUs at each of a plurality of nodes. Each CPU has the property of coherency and includes a primary cache. A local bus at each node couples: all the local caches, a local main memory having physical space assignable as-shared space and non-shared space and a local external coherency unit (ECU). An inter-node communication bus couples all the ECUs. Each ECU includes a monitoring section for monitoring the local and inter-node busses and a coherency section for a) responding to a non-shared cache-line request appearing on the local bus by directing the request to the non-shared space of the local memory and b) responding to a shared cache-line request appearing on the local bus by examining its coherence state to further determine if inter-node action is required to service the request and, if such action is required, transmitting a unique identifier and a coherency command to all the other ECUs.
    Type: Grant
    Filed: December 23, 1992
    Date of Patent: February 28, 1995
    Assignee: Bull HN Information Systems Inc.
    Inventors: John C. Hunter, John A. Wertz
  • Patent number: 5390196
    Abstract: A fast and memory efficient software method for generating a checksum employing a 32-bit generator polynomial such as X.sup.32 +X.sup.26 +X.sup.23 +X.sup.22 +X.sup.16 +X.sup.12 +X.sup.11 +X.sup.10 +X.sup.8 +X.sup.7 +X.sup.5 +X.sup.4 +X.sup.2 +X.sup.1 +X.sup.0.
    Type: Grant
    Filed: November 12, 1992
    Date of Patent: February 14, 1995
    Assignee: Bull HN Information Systems Inc.
    Inventors: Brian D. Cecil, Edmund Kaemper
  • Patent number: 5367699
    Abstract: In order to obtain precise submodel control in a central processing unit, there is provided a subcounter which is controlled to count up from a beginning count as an instruction is executed and to count back down at the same rate to the reference count to obtain an effective delay before processing of the next instruction to be processed during normal program execution is started. Instruction transfer and decoding of the new instruction entering the pipeline is inhibited until the subcounter's most significant bit ("sign bit") changes state. If the subcounter is allowed to count during the entire count up and count down periods, a derated mode of 1/2 is achieved. To obtain other fractions, the subcounter is controlled to count periodically during one count direction period and to count full time during the other count direction period.
    Type: Grant
    Filed: November 26, 1991
    Date of Patent: November 22, 1994
    Assignee: Bull HN Information Systems Inc.
    Inventors: Ronald E. Lange, Russell W. Guenthner, Leonard Rabins
  • Patent number: 5367656
    Abstract: In a data processing system which employs a cache memory feature, a method and exemplary special purpose apparatus for practicing the method are disclosed to lower the cache miss ratio for called operands. Recent cache misses are stored in a first in, first out miss stack, and the stored addresses are searched for displacement patterns thereamong. Any detected pattern is then employed to predict a succeeding cache miss by prefetching from main memory the signal identified by the predictive address. The apparatus for performing this task is preferably hard wired for speed purposes and includes subtraction circuits for evaluating variously displaced addresses in the miss stack and comparator circuits for determining if the outputs from at least two subtraction circuits are the same indicating a pattern yielding information which can be combined with an address in the stack to develop a predictive address.
    Type: Grant
    Filed: March 13, 1992
    Date of Patent: November 22, 1994
    Assignee: Bull HN Information Systems Inc.
    Inventor: Charles P. Ryan