Patents Represented by Attorney James W. Rose
  • Patent number: 7069228
    Abstract: The present invention is a software product that provides merchants that sell time-slot inventories tools to capitalize on the Internet revolution. The present invention enables the creation of web-sites for merchants with a built-in web-based reservation booking system. This offers customers the on-line benefits of access, selection and immediacy in making real-time reservation/appointments over the Internet. The software product also simplifies the merchant's booking process by providing a central web-based reservation/appointment management system that can be used for all bookings, regardless if made by telephone, by a walk-in customer, or by a customer via the Internet. The software product also provides the merchant with a powerful direct marketing tool. As a merchant uses the software product, user-customer profiles and demographics are captured in the database module, thus creating (in Web jargon) a “community” of customers specific to the merchant.
    Type: Grant
    Filed: April 29, 1999
    Date of Patent: June 27, 2006
    Inventors: James W. Rose, Theodore C. Chen
  • Patent number: 5956747
    Abstract: A processor is disclosed. The processor includes a processing unit with a plurality of pipelines. Each of the pipelines execute instructions which may define source register values and destination register values from a register file. A plurality of memories is also provided, each associated with one of the plurality of pipelines respectively. A coherency mechanism is provided to maintain coherency among the register values in the plurality of pipelines and their associated memories. In one embodiment, each memory associated with the plurality of pipelines is a register cache. Each register cache stores register values that were just used or will soon be needed by the instructions that have or will be executed on the pipeline associated with the register cache. A variety of coherency mechanisms may be used to transfer register values from register cache to register cache and maintain coherency among the register values in the plurality of register caches.
    Type: Grant
    Filed: April 17, 1997
    Date of Patent: September 21, 1999
    Assignee: Sun Microsystems, Inc.
    Inventors: Neil Wilhelm, Robert Yung
  • Patent number: 5838933
    Abstract: Several designs of a stage for use in a FIFO pipeline are disclosed. Each stage includes a latch that is capable of latching a data element and capable of transitioning between a transparent state and an opaque state. The stages also include a control circuit capable of announcing the availability of the data element to the next stage as soon as the data element has propagated through the latch and without any latching or unlatching action of the latch prior to the announcement of the availability of the data element. In other words, if the latch of a stage is transparent and receives a signal Ri from the previous stage, the control circuit of the stage generates signal Ro after receiving signal Ri, thus enabling the next stage to latch the data element before the current stage has itself latched that data element.
    Type: Grant
    Filed: September 9, 1994
    Date of Patent: November 17, 1998
    Assignee: Sun Microsystems, Inc.
    Inventors: Charles E. Molnar, Ian W. Jones
  • Patent number: 5713025
    Abstract: An arbiter circuit is described that is capable of granting a first user access to a shared resource while concurrently arbitrating subsequent requests from the first user to other users seeking access to the shared resource. The arbiter of the present invention includes a first arbiter element and a second arbiter element. The first arbiter element is initially used to arbitrate and issue a grant signal in response to one or more request signals from two or more users. The second arbiter element arbitrates and issues the next grant signal in response to subsequent request signal or signals from the one or other users. In one embodiment of the invention, the first and second arbiter elements are used alternately. In other embodiments, third and fourth arbiter elements are used to arbitrate in response to subsequent requests. The arbiter circuits of the present invention all reduce the delays in the access of users to the shared resource.
    Type: Grant
    Filed: September 8, 1994
    Date of Patent: January 27, 1998
    Assignee: Sun Microsystems, Inc.
    Inventors: Charles E. Molnar, Ian W. Jones, Ivan E. Sutherland
  • Patent number: 5682493
    Abstract: A counterflow pipeline having a scoreboard table and a register file is disclosed. In the counterflow pipeline, information flows in two directions. Instructions flow up the pipeline during execution. The results from previous instructions flow down the same pipeline. As an instruction meets a result that is needed by that instruction, that result is garnered. The scoreboard table maintains a record of the registers values that are being recomputed in the counterflow pipeline at any given point in time. When a new instruction enters the counterflow pipeline, the register values it needs are compared to the record of register values being recomputed or otherwise stored in the scoreboard table. If a match occurs, the source value is not fetched from the register file. Rather, the needed source value is garnered in the counter flow pipeline. By this procedure, the number of times the register file need be accessed is significantly reduced.
    Type: Grant
    Filed: August 26, 1995
    Date of Patent: October 28, 1997
    Assignee: Sun Microsystems, Inc.
    Inventors: Robert Yung, Robert F. Sproull
  • Patent number: 5675529
    Abstract: A memory array with improved access time is disclosed. In one embodiment, the memory array includes a plurality of memory cells arranged in rows and columns. Each one of the plurality of columns includes a global bit line, a local bit line with a memory cell coupled thereto, and an MOS switch configured to selectively couple the local bit line and the global bit line in response to a column select signal. In a second embodiment, the memory array includes a plurality of sense amplifiers located at the periphery of the array, and a plurality of columns associated with the plurality of sense amplifiers respectively. Each one of the plurality of columns includes a global bit line, a local bit line with a memory cell coupled thereto; and a switch coupled between the local bit line and the global bit line and configured to selectively move the global bit line in response to the contents of the memory cell during a read operation.
    Type: Grant
    Filed: July 7, 1995
    Date of Patent: October 7, 1997
    Assignee: Sun Microsystems, Inc.
    Inventor: David W. Poole
  • Patent number: 5590413
    Abstract: A radio transceiver including an antenna for transmitting and receiving radio signals, a reception section for selecting a received carrier signal, a transmission amplifier section for amplifying signals to be broadcast, a mixer, coupled between the reception section and the transmission section, a variable frequency generator for generating local frequencies for the mixer, and a first (synphase) quadrature demodulating channel and a second (square) channel demodulating channel. The mixer includes a first switch, a first double balanced (DB) mixer, intermediate frequency (IF) filter, IF amplifier, power divider, and a second DB mixer. These components are used during both transmission and reception by the radio transceiver.
    Type: Grant
    Filed: January 14, 1994
    Date of Patent: December 31, 1996
    Assignee: Sun Microsystems, Inc.
    Inventors: Victor K. Kondratiev, Valery P. Kouplitchenko, Alexander V. Galitsky, Geoffrey G. Baehr
  • Patent number: 5510732
    Abstract: A digital system including a synchronizer circuit which significantly reduces the occurrence of metastability conditions during data transfer between a first digital subsystem and a second digital subsystem is disclosed. The synchronizer circuit includes a master synchronizer cell and a slave synchronizer cell for handling data transfer from the first subsystem to the second subsystem. Each synchronizer cell includes a signal node, a discharge node, a first discharge patch and a second discharge path, both coupled between the signal node and the discharge node, and a control element coupled to the first discharge path and the second discharge path. The control element selectively activates the first discharge path and the second discharge path in response to an input signal.
    Type: Grant
    Filed: August 3, 1994
    Date of Patent: April 23, 1996
    Assignee: Sun Microsystems, Inc.
    Inventor: Bal S. Sandhu
  • Patent number: 5430399
    Abstract: A high speed inverter circuit is disclosed. The inverter has a quiescent state, a set state for receiving an input pulse and generating a set pulse in response thereto, a reset stage in which a delayed version of the same input pulse is used to reset the inverter, and a recovery state for preparing the inverter for the arrival of a new input pulse. The inverter has an extremely fast switching speed because virtually all of the available energy of the input signal is used to set the inverter. The inverter may be used in an inverter chain for rapidly propagating electrical signals.
    Type: Grant
    Filed: April 19, 1993
    Date of Patent: July 4, 1995
    Assignee: Sun Microsystems, Inc.
    Inventor: Dennis L. Wendell
  • Patent number: 5402386
    Abstract: A row select circuit for semiconductor memories is disclosed. The row select circuit includes a decoder portion and a driver portion. The decoder potion of the row select circuit includes a plurality of decoder circuits, each servicing a multiplicity of rows. Two levels of decoding are used to select a row. First, one of the plurality of decoder circuits is selected. Second, a predecoder is provided for simultaneously selecting one of the multiplicity of rows serviced by the selected decoder circuit. A single current source is used to service the multiplicity of rows associated with a particular decoder. The driver portion of the circuit includes a driver circuit for each row. Each driver includes an inverter stage, a driver stage, a clamp and a voltage reference circuit. For a selected row, the driver circuit provides ultra-fast access time. For the deselected rows, the driver circuit consumes minimal power.
    Type: Grant
    Filed: July 15, 1993
    Date of Patent: March 28, 1995
    Assignee: Sun Microsystems, Inc.
    Inventors: Lee S. Tavrow, Mark R. Santoro, Gary W. Bewick
  • Patent number: 5380956
    Abstract: A liquid cooling module for semiconductor chips is disclosed. The module includes a plurality of substrates, each containing at least one chip. The substrates are arranged in the module so that when coolant flows through the module, the coolant is exposed to the top and bottom surfaces of the chips. A gasket is used between each substrate. The gasket is made if a Z-axis elastromeric material that is impervious to liquid and therefore directs the flow of the coolant in the module and makes the module liquid tight. The material also is conductive in the Z direction, but not the X or Y direction, thereby making electrical communication between the chips on different substrate levels possible. The module is intended to be attached to a circuit board, thus simplifying the layout of liquid cooled chips on the board.
    Type: Grant
    Filed: July 6, 1993
    Date of Patent: January 10, 1995
    Assignee: Sun Microsystems, Inc.
    Inventors: Mike C. Loo, Marlin R. Vogel
  • Patent number: 5381377
    Abstract: A driver circuit for use in a semiconductor memory array is disclosed. The memory array includes a plurality of the driver circuits, each used to drive a word line in the memory array. The driver circuit of the present invention includes a pull up portion and an active pull down portion. The pull up portion includes a pair of cascaded transistors arranged to pull up an output node coupled to the word line. The active pull down portion includes a pair of cascaded transistors arranged to pull down the output node coupled to the word line. A control feedback path is coupled between the output node and the active pull down portion of the driver circuit. The feedback path controls the activation of the pull down portion of the driver circuit.
    Type: Grant
    Filed: September 27, 1993
    Date of Patent: January 10, 1995
    Assignee: Sun Microsystems, Inc.
    Inventors: Gary W. Bewick, Mark R. Santoro, Lee S. Tavrow
  • Patent number: 5355032
    Abstract: A high speed, low powered, BiCMOS TTL to CMOS translator circuit and method which relies on an internally generated reference voltage and which is capable of driving high loads. The translator circuit includes a first inverting and translating stage having a pull up transistor and a pull down transistor, a high gain stage and a second inverting stage.
    Type: Grant
    Filed: March 24, 1993
    Date of Patent: October 11, 1994
    Assignee: Sun Microsystems, Inc.
    Inventors: Alan C. Rogers, Bal S. Sandhu
  • Patent number: 5256914
    Abstract: An output buffer circuit (10,11) is protected by a short circuit protection circuit (12) from short circuit conditions at the output by detecting occurrence of a short circuit condition of the output (V.sub.OUT) shorted to either the high or low potential power rails (V.sub.CC, GND) and by tristating the output buffer circuit upon detecting the short circuit condition. Detection of a short circuit condition is accomplished by sensing and comparing the respective states of signals at the input (V.sub.IN) and output (V.sub.OUT) and detecting occurrence of an out of state condition between the input and output. If the out of state condition is sensed for a sensing time delay period (tC1, tC2) longer than characteristic propagation delay times (tpHL, tpLH), a short circuit sensing signal (VLO, VHI) is generated.
    Type: Grant
    Filed: October 3, 1991
    Date of Patent: October 26, 1993
    Assignee: National Semiconductor Corporation
    Inventor: James B. Boomer
  • Patent number: 5256916
    Abstract: A TTL to CMOS translating input buffer circuit receives TTL input data signals at an input (V.sub.IN) and delivers CMOS data signals at an output (V.sub.OUT). The input buffer circuit is provided with an expanded first stage with expanded pullup circuit (P1) and pulldown circuit (N1) having control gate nodes coupled to the input (V.sub.IN). The pullup and pulldown circuits (P1,N1) are constructed to provide dual switching thresholds at the input (V.sub.IN). A first stage output pullup and pulldown circuit (P1R,P1L,N1L) switches at a relatively lower first threshold voltage level. A pullup enhancer circuit (P1E,I3,I4) switches at a relatively higher second threshold voltage level. The pullup and pulldown circuits (P1,N1) of the expanded first stage are constructed for switching dynamic current at an output node (m1) at the relatively lower first threshold voltage level for data signal transitions between high and low potential levels at the output node (m1).
    Type: Grant
    Filed: February 18, 1992
    Date of Patent: October 26, 1993
    Assignee: National Semiconductor Corporation
    Inventor: Brian W. Thurston
  • Patent number: 5248520
    Abstract: Apparatus (10) and method for solder finishing the leads of an integrated circuit package are applicable to "flat packs" or flat packages having coplanar rows of leads (84) along sides of the flat package (75). First and second tracks (22,26) are formed with elongate first and second supporting surfaces (72,74) oriented with the first and second supporting surfaces at opposite first and second downwardly depending angles (.THETA.1,.THETA.2). First and second index edges (70) are formed along the respective first and second supporting surfaces of the first and second tracks (22,26) for retaining a flat package (75) at the respective opposite first and second downwardly depending angles. Vertical first and second falling columns of molten solder are established at first and second loci of solder finishing (16a,16b) defined by solder bridge sections (66,68) with the first and second falling columns (85) located on the lower sides of the respective first and second tracks (22,26).
    Type: Grant
    Filed: February 13, 1992
    Date of Patent: September 28, 1993
    Assignee: National Semiconductor Corporation
    Inventors: Richard C. Wood, Roger H. Doherty
  • Patent number: 5239270
    Abstract: A contact test structure and method provide accelerated testing of long term reliability of metal to silicon ohmic contacts and adjacent PN junctions on IC dies of a wafer. At least one wafer level reliability contact test structure (10) is formed on the wafer during CMOS or BICMOS wafer fabrication mask sequences without additional steps. A shallow layer (N+S/D) of semiconductor silicon material of second type carrier (N) conductivity is formed in a well (PWELL) of first type carrier (P) conductivity silicon material with a shallow PN junction (J) between the shallow layer and well. Metal to silicon first and second test contacts (TC1,TC2) of metal layer portions (M1) are formed at first and second locations on the shallow layer (N+S/D) spaced apart a selected distance. The second test contact (TC2) has a contact area between a metal layer (M1) and shallow layer (N+S/D) in the minimum size range for the fabrication process for maximizing current density through the second test contact (TC2).
    Type: Grant
    Filed: February 24, 1992
    Date of Patent: August 24, 1993
    Assignee: National Semiconductor Corporation
    Inventor: Donald J. Desbiens
  • Patent number: 5233237
    Abstract: A BICMOS output buffer circuit delivers output signals of high and low potential levels at an output (V.sub.OUT) in response to data signals at an input (V.sub.IN). A CMOS output pulldown driver transistor (Q60) sources base drive current to a relatively large current conducting bipolar primary output pulldown transistor (Q44). A relatively small current conducting CMOS secondary output pulldown transistor (Q60A) is coupled with primary current path in parallel with the primary current path of the bipolar primary output pulldown transistor (Q44) between the output (V.sub.OUT) and low potential power rail (GNDN). The control gate node of CMOS secondary output pulldown transistor (Q60A) is coupled to the control gate node of the CMOS output pulldown driver transistor (Q60) to initiate pulldown of a small sinking current before turn on of the bipolar primary output pulldown transistor (Q44) to reduce the maximum peak output noise (V.sub.OLP).
    Type: Grant
    Filed: December 6, 1991
    Date of Patent: August 3, 1993
    Assignee: National Semiconductor Corporation
    Inventors: James R. Ohannes, Stephen W. Clukey, E. David Haacke, Roy L. Yarbrough
  • Patent number: 5231314
    Abstract: A programmable and controllable timing circuit (CTC) is formed on an integrated circuit chip (IC) having a test access port (TAP) with TAP access pins including a TAP data input (TDI) pin, a TAP data output (TDO) pin, a TAP mode select (TMS) pin, and a TAP clock (TCK) pin. The test access port includes a plurality of TAP data registers (TDRs) coupled to receive data signals at the TDI pin and to shift data signals to the TDO pin. A TAP instruction register (TIR) is coupled to receive instruction codes at the TDI pin and to direct use of selected TDRs. A TAP controller is coupled to receive control signals at the TMS pin and clock signals at the TCK pin and provide control and clock signals for controlling operation of the TIR and TDRs. The TAP is provided with a controllable timing circuit design specific TAP data register (CTC/DS/TDR) constructed for receiving a coded CTC digital timing code at the TDI pin.
    Type: Grant
    Filed: March 2, 1992
    Date of Patent: July 27, 1993
    Assignee: National Semiconductor Corporation
    Inventor: John R. Andrews
  • Patent number: 5231598
    Abstract: A skew tester (60) measures output timing skew parameters OSHL and OSLH between multiple output signals of an integrated circuit (IC) device under test (DUT) having an input and multiple outputs. A measurement signal generating circuit (15,16,18,20) generates a square wave measurement signal at a test signal frequency synchronized with a clock signal. The measurement signal generating circuit uses direct digital synthesis to provide a specified phase shift resolution. A test signal generating circuit (15,22,24) generates a square wave test signal at the test signal frequency using the same clock signal. The test signal and measurement signal are therefore synchronized in frequency. The test signal is applied to the input of a DUT (25) and a switch (30) selects one of the DUT output signals.
    Type: Grant
    Filed: September 30, 1991
    Date of Patent: July 27, 1993
    Assignee: National Semiconductor Corporation
    Inventor: Harry Vlahos