Patents Represented by Attorney John J. King
  • Patent number: 7301194
    Abstract: A nonvolatile EEPROM cell having a double poly arrangement provides stored data without sense amplifiers, thereby reducing power requirements. The EEPROM cell has a floating gate in a first poly layer, and a control gate overlapping the floating gate in a second poly layer. This configuration allows for an area-efficient layout that is easily shrinkable as compared to prior art memory cells. In addition, stacking the control and floating gates results in higher capacitive coupling. The EEPROM cell also includes an access gate, a tunnel capacitor, and at least one inverter. In some embodiments, the EEPROM cell can be advantageously used to configure programmable logic without need for a conloading step.
    Type: Grant
    Filed: November 15, 2004
    Date of Patent: November 27, 2007
    Assignee: Xilinx, Inc.
    Inventors: Sunhom Paak, David Kuan-Yu Liu, Anders T. Dejenfelt, Cyrus Chang, Qi Lin, Phillip A. Young
  • Patent number: 7292163
    Abstract: A circuit for encoding a data stream is described. The circuit comprises a non-zero count circuit coupled to receive the data stream and output a count of non-zero coefficients of a block of data of the data stream; a trailing ones detection circuit coupled to receive the data stream and output a number of trailing ones of the block of data; and a memory coupled to the non-zero count circuit and the trailing ones detection circuit and storing encoded data values, the memory outputting an encoded data value for a non-zero coefficient of a block of data based upon the count of non-zero coefficients and the number of trailing ones for the block of data. A method of encoding a data stream is disclosed.
    Type: Grant
    Filed: April 14, 2006
    Date of Patent: November 6, 2007
    Assignee: Xilinx, Inc.
    Inventor: Nicola J. Fedele
  • Patent number: 7269811
    Abstract: A method of specifying clock domains in electronic circuit designs in a system level design tool is disclosed. The method generally comprises steps of providing a design having a plurality of functional blocks; incorporating a clock tag block within the design; and setting a clock domain provided by the clock tag block for a functional block of the plurality of functional blocks. A design tool enabling the association of clock domains with functional blocks in a system is also disclosed. The design tool generally comprises a plurality of functional blocks; a clock tag block having a predetermined clock rate; and a user interface enabling the selection of the functional blocks and the clock tag block in a design. The clock tag block provides a clock rate for at least one functional block of the plurality of functional blocks.
    Type: Grant
    Filed: January 10, 2003
    Date of Patent: September 11, 2007
    Assignee: Xilinx, Inc.
    Inventors: Jonathan B. Ballagh, Roger B. Milne, Jeffrey D. Stroomer
  • Patent number: 7257511
    Abstract: Disclosed is a DC thermal energy generator for heating localized regions of an integrated circuit. The integrated circuit includes a pair of static circuits whose outputs are shorted, and are in contention. Contention causes current to flow through the circuits, generating heat. Integrated-circuit temperature can be varied by turning on more or fewer thermal energy generators. The thermal resistance of a packaged integrated circuit is computed using a well-known relationship among the integrated circuit's measured temperature, power consumption, and the ambient temperature.
    Type: Grant
    Filed: December 3, 2004
    Date of Patent: August 14, 2007
    Assignee: Xilinx, Inc.
    Inventors: Steven H. C. Hsieh, Siuki Chan
  • Patent number: 7248491
    Abstract: According to one aspect of the invention, a circuit for accessing data in a memory is disclosed. The circuit generally comprises a first port having a read logic circuit and a first output which generates data from the memory. A second port has a read logic circuit and a write logic circuit. A second output is coupled to the second port, and also generates data from the memory. Circuits for separately selecting read and write widths for a port of a memory, such as a random access memory, are disclosed. Finally, other embodiments related to implementing a content addressable memory in a programmable logic device are disclosed. Further, a method of accessing data in a memory is disclosed.
    Type: Grant
    Filed: January 26, 2005
    Date of Patent: July 24, 2007
    Assignee: Xilinx, Inc.
    Inventors: Alvin Y. Ching, Raymond C. Pang, Steven P. Young, Thanh Pham
  • Patent number: 7242633
    Abstract: According to one aspect of the invention, a circuit for accessing data in a memory is disclosed. The circuit generally comprises a first port having a read logic circuit and a first output which generates data from the memory. A second port has a read logic circuit and a write logic circuit. A second output is coupled to the second port, and also generates data from the memory. Circuits for separately selecting read and write widths for a port of a memory, such as a random access memory, are disclosed. Finally, other embodiments related to implementing a content addressable memory in a programmable logic device are disclosed. Further, a method of accessing data in a memory is disclosed.
    Type: Grant
    Filed: January 26, 2005
    Date of Patent: July 10, 2007
    Assignee: Xilinx, Inc.
    Inventors: Alvin Y. Ching, Raymond C. Pang, Steven P. Young, Thanh Pham
  • Patent number: 7239526
    Abstract: The embodiments of the present invention relate to an improved printed circuit board having additional rows of ground vias to reduce crosstalk in the board. A printed circuit board according to one embodiment of the present invention comprises a first row of vias and a second row of vias, each having a plurality of signal vias. The circuit board also comprises a plurality of rows of vias being coupled to a ground plane between the first row of signal vias and the second row of signal vias. According to one embodiment, the plurality of rows of vias being coupled to a ground plane comprise rows of vias having different sizes. Some of the vias are designed to receive a component, while others are generally smaller and designed to provide a return current path for the signal vias.
    Type: Grant
    Filed: March 2, 2004
    Date of Patent: July 3, 2007
    Assignee: Xilinx, Inc.
    Inventor: Matthew L. Bibee
  • Patent number: 7236026
    Abstract: A circuit for generating a clock signal which is frequency aligned with a reference clock signal is disclosed. The circuit comprises a phase detector coupled to receive the reference clock signal and the generated clock signal. A frequency alignment circuit generates an average frequency alignment signal based upon comparison of the phase of a generated pulse train and the phase of a reference pulse train. Finally, an oscillator control circuit is selectively coupled to receive an output of the phase detector based upon the frequency alignment signal from the frequency alignment circuit. The oscillator control circuit generating an oscillator control signal for controlling the frequency of the generated clock signal. A method of generating a clock signal which is frequency aligned with a reference clock signal is also disclosed.
    Type: Grant
    Filed: June 29, 2005
    Date of Patent: June 26, 2007
    Assignee: Xilinx, Inc.
    Inventors: Maheen A. Samad, Alireza S. Kaviani
  • Patent number: 7227364
    Abstract: The embodiments of the present invention enable a new metal diagnosis pattern based on a production test pattern to quickly identify open and short circuits of metal lines which cannot be probed, such as the long lines of a programmable logic device, and to further isolates the fault location for physical failure analysis. According to one aspect of the invention, a circuit locally drives a plurality of metal long line segments to determine whether a defect in a line is a short circuit, or further to identify the location of an open circuit.
    Type: Grant
    Filed: December 16, 2004
    Date of Patent: June 5, 2007
    Assignee: Xilinx, Inc.
    Inventors: Yuezhen Fan, David Mark, Eric J Thorne, Zhi-Min Ling
  • Patent number: 7194600
    Abstract: A method and apparatus for processing data within a programmable gate array comprise a first fixed logic processor and a second fixed logic processor that are embedded within the programmable gate array and detect a custom operation code. The processing continues when a fixed logic processor provides an indication of the custom operational code to the programmable gate array. The processing continues by having at least a portion of the programmable gate array, which is configured as a dedicated processor, performing a fixed logic routine upon receiving the indication from the fixed logic processor.
    Type: Grant
    Filed: February 17, 2005
    Date of Patent: March 20, 2007
    Assignee: Xilinx, Inc.
    Inventors: Stephen M. Douglass, Ahmad R. Ansari
  • Patent number: 7187077
    Abstract: The present invention relates to a lid for an integrated circuit. According to one embodiment, an integrated circuit having a lid comprises a substrate having a flat surface and extending a first length and a lid having a recess and a foot portion. The lid generally has a second length shorter than the first length, and is positioned on the flat surface of the substrate. Finally, a bonding agent is positioned on the flat surface adjacent the foot portion of the lid. According to an alternate embodiment, a second component is positioned on the substrate outside the foot portion, and an adhesive seal is positioned on the substrate adjacent the foot and covering the component. A method of securing a lid to an integrated circuit is also disclosed.
    Type: Grant
    Filed: March 19, 2004
    Date of Patent: March 6, 2007
    Assignee: Xilinx, Inc.
    Inventor: Kumar Nagarajan
  • Patent number: 7157953
    Abstract: The circuits and methods of the present invention relate to circuits for generating a multiplied clock signal based upon a reference clock signal, and circuits using the clock signal to deserialize data. According to one embodiment of the invention, a circuit comprising a counter is coupled to generate a count representative of the period of the input clock signal. A divider circuit coupled to the counter generates a divided count. Finally, a clock generator coupled to the divider circuit outputs an output clock signal having a period which is based upon the divided count. According to other embodiments, circuits and methods disclose receiving serial data using the output clock signal, and outputting the data as parallel data using the reference clock.
    Type: Grant
    Filed: April 12, 2005
    Date of Patent: January 2, 2007
    Assignee: Xilinx, Inc.
    Inventor: Andy T. Nguyen
  • Patent number: 7149275
    Abstract: An integrated circuit, such as a programmable logic device, implements a single bit transition counter in logic. The counter preferably comprises a first stage receiving a clock signal having a first clock rate and generating a least significant bit in a count. A plurality of intermediate stages are coupled to the first stage, where each intermediate stage receives an output from the immediate previous stage and an inverted output of each other previous intermediate stage, and generates a next most significant bit in a count. Finally, a last stage of the counter receives an inverted output of each previous intermediate stage except the immediate intermediate previous stage and generating a most significant bit in a count.
    Type: Grant
    Filed: January 29, 2004
    Date of Patent: December 12, 2006
    Assignee: Xilinx, Inc.
    Inventor: John R. Hubbard
  • Patent number: 7139673
    Abstract: A method of verifying a circuit implementing a data transfer protocol is disclosed. According to one embodiment of the invention, the method comprises steps of providing a block under test that implements a variable latency data transfer protocol; coupling a verification circuit to the block under test; enabling variable latency data transfers to the block under test; and verifying that the block under test is implementing the variable latency data transfer protocol. The method could be implemented to verify the operation of a memory controller of an FPGA, for example. According to another embodiment, a method enabling a multi-stage verification is disclosed. Finally, specific implementations of a verification circuit coupled to an on-chip memory controller of an FPGA are disclosed.
    Type: Grant
    Filed: November 5, 2004
    Date of Patent: November 21, 2006
    Assignee: Xilinx, Inc.
    Inventors: Mehul R. Vashi, Alex Scott Warshofsky
  • Patent number: 7098075
    Abstract: A method of producing a carrier wafer for an integrated circuit is disclosed. The method comprises the steps of providing a carrier wafer having a plurality of bump pads and a plurality of wire bond pads; providing a passivation layer on the carrier wafer; etching a passivation layer over at least a portion of the plurality of bump pads; applying solder bumps on the plurality of bump pads; and separately etching the passivation layer over at least a portion of the plurality of wire bond pads. An integrated circuit employing a flip chip is also disclosed.
    Type: Grant
    Filed: January 29, 2004
    Date of Patent: August 29, 2006
    Assignee: Xilinx, Inc.
    Inventors: Soon-Shin Chee, Alelie Funcell, Abhay Maheshwari
  • Patent number: 7088288
    Abstract: A method of controlling an antenna system of a wireless communication network having a plurality of cells is disclosed. The method comprises the steps of determining antenna weights to enable communication between a wireless communication network and the wireless communication device within the wireless communication network; storing the antenna weights in a programmable memory associated with the wireless communication network; and providing predetermined stored antenna weights to the antenna system based upon a location of the wireless communication device. A circuit and wireless communication network for controlling an antenna system are also disclosed.
    Type: Grant
    Filed: January 10, 2003
    Date of Patent: August 8, 2006
    Assignee: Xilinx, Inc.
    Inventors: Michael A. Margolese, James A. Watson
  • Patent number: 7052962
    Abstract: A non-volatile memory cell incorporated in an integrated circuit is disclosed. The non-volatile memory cell comprises an access transistor; a floating gate transistor coupled to the access transistor; a tunneling capacitor formed between the source of the access transistor and the gate of the second transistor; and a coupling capacitor having a first plate associated with a gate of the floating gate transistor, the first plate being formed to minimize the gate to source capacitance of the floating gate transistor. A window is also created to reduce the capacitance of the tunneling capacitor and the gate to source capacitance of the floating gate transistor. A method of manufacturing this non-volatile memory cell is also disclosed.
    Type: Grant
    Filed: October 6, 2004
    Date of Patent: May 30, 2006
    Assignee: Xilinx, Inc.
    Inventor: Michael L. Lovejoy
  • Patent number: 7028283
    Abstract: A method of using hardware libraries in a programmable logic device is disclosed. In particular, the method generally comprises steps of detecting a hardware library when compiling a software program for the programmable logic device; and accessing hardware module information stored in the hardware library; inserting the hardware module information of the hardware library into a reference platform.
    Type: Grant
    Filed: January 30, 2003
    Date of Patent: April 11, 2006
    Assignee: Xilinx, Inc.
    Inventors: Eric R. Keller, Philip B. James-Roxby
  • Patent number: 7020858
    Abstract: A method of producing a wirebond ball grid array package is described. The method comprises the steps of importing a master pinlist to a computer program, importing a bonding diagram to the computer program, and verifying, by the computer program, substrate artwork against the master pinlist and the bonding diagram. A method of producing a wirebond ball grid array package according to an alternative embodiment comprises the steps of importing a master pinlist to a computer program, importing substrate artwork to the computer program, and verifying, by the computer program, a bonding diagram against the master pinlist and the substrate artwork. Finally, a system for verifying substrate artwork comprises means for importing a master pinlist to a computer program, means for importing a bonding diagram to the computer program, and means for verifying, by the computer program, the substrate artwork against the master pinlist and the bonding diagram.
    Type: Grant
    Filed: September 10, 2002
    Date of Patent: March 28, 2006
    Assignee: Xilinx, Inc.
    Inventor: Paul Ying-Fung Wu
  • Patent number: 7012326
    Abstract: A lid having a plurality of recesses at the edges of the lid to provide an improved adhesive bond between the lid and a substrate of an integrated circuit is disclosed. The plurality of recesses may be a castellation comprising a collection of semi-circular cuts into the originally straight edges of the lid. The castellation can be formed by stamping, etching, molding design, or milling/drilling, all of which are well-known methods in the art of forming lids for integrated circuits. The castellation can be vertically straight or it can be slightly tapered, to provide a better locking of the lid on to the package. Epoxy in the recesses can provide an epoxy post for locking the lid. Method of forming a lid having a plurality of recesses and employing a lid on an integrated circuit are also disclosed.
    Type: Grant
    Filed: February 18, 2004
    Date of Patent: March 14, 2006
    Assignee: Xilinx, Inc.
    Inventors: Paul Ying-Fung Wu, Soon-Shin Chee, Steven H. C. Hsieh