Patents Represented by Attorney, Agent or Law Firm Matthew J. Booth
-
Patent number: 7532136Abstract: The present invention is a programmable Analog to Digital Converter (ADC) unit (200) that includes an analog to digital converter (204), which includes one or more analog inputs (202). The unit (200) additionally includes a control/status register block (216). The unit 200 further includes a FIFO register block (206) with a first, second, third, and fourth FIFO conversion register. Further included is a programmable sequencer (300) that includes a first (208), second (210), third (212), and fourth (214) programmable sample sequencer. And further, the unit (200) includes a first (226), second (228), third (230), and fourth (232) trigger event control multiplexer, where each trigger event control multiplexer corresponds to each programmable sample sequencer.Type: GrantFiled: December 21, 2006Date of Patent: May 12, 2009Assignee: Luminary Micro, Inc.Inventors: Scott H R McMahon, Brian C. Kircher, Gregory A. North
-
Patent number: 7346484Abstract: The monitor manager manages the execution of monitors during the simulation of a digital design. The monitor manager (20) includes an instance generator (32) that creates executable instances (38) of monitors that may be time-dependent monitors, an activation manager (34) that assigns instances to be active or inactive, and an execution unit (36) that executes active instances and receives returned status values passed, failed, active, or error. Executable instances of time-dependent monitors are software state machines having a state variable, one or more time-dependent variables, and at least two state-driven code blocks, at least one of which might be either a cycle-dependent code block that tests for a specific cycle-dependent condition, or an event-dependent code block that tests for a specific event-dependent condition. In either case, the state-driven code block increments the time-dependent variable, and, when the condition has been satisfied, increments the state variable.Type: GrantFiled: June 21, 2002Date of Patent: March 18, 2008Assignee: Intrinsity, Inc.Inventor: Fritz A. Boehm
-
Patent number: 7299461Abstract: An expansion syntax that creates a set of expressions in software code is disclosed. The syntax includes one or more expansion constructs embedded within a software code expression, interpreted by an expansion function to create a set of expanded expressions. Each construct includes an expansion syntax indicator and a plurality of list parameters, which may be start, end, step, and skip integers, or strings of non-white space. Both constructs may include either default or expressly assigned list names, which serve as iterators during the expansion process. Each expanded expression created includes a list member from each embedded construct. The expansion methodology, and the resulting set of expanded expressions, depends upon the number of unique iterators present in the software code expression and whether any of the embedded constructs include the stride parameter.Type: GrantFiled: December 16, 2003Date of Patent: November 20, 2007Assignee: Intrinsity, Inc.Inventors: Fritz A. Boehm, Terence M. Potter, James S. Blomgren
-
Patent number: 7219326Abstract: The matching algorithm of the layout synthesis method and apparatus disclosed locates transistor pattern matches in a design, links a parameterized tile to each identified match, and adjusts certain variable parameters of the linked parameterized tile to meet the physical design requirements of each located match. Each transistor pattern corresponds to a parameterized tile, which is an actual physical representation of the corresponding pattern and includes variable parameters, which may include transistor size. The matching algorithm locates matches in the design for an ordered list of patterns, names each located match, links the proper parameterized tile to each named match, and adjusts the tile's variable parameters as required. Transistors in the design are included in one and only one named located match.Type: GrantFiled: December 16, 2003Date of Patent: May 15, 2007Assignee: Intrinsity, Inc.Inventors: Jeffrey B. Reed, James S. Blomgren, Donald W. Glowka, Timothy A. Olson, Thomas W. Rudwick
-
Patent number: 7124376Abstract: A pre-designed system-on-chip architecture and method includes several standard library devices, HDL source code, simulation environment and regression, synthesis scripts, software header files, software libraries, ASIC verification test suites, and makefiles. The standard library devices comprise an integrated CPU, a shared memory controller, a peripheral controller, system peripherals, a DMA controller, embedded memory, and general system control. CPU bridges are used to accommodate a variety of processor types and to insulate users from the complexities of interfacing to different kinds of processors. Such CPU bridges further allow the latest processors to be rapidly integrated into existing integration platforms and designs.Type: GrantFiled: September 17, 2001Date of Patent: October 17, 2006Assignee: Palmchip CorporationInventors: S. Jauher A. Zaidi, Michael Ou, Lyle E. Adams, Stephen Chappell, Savitha Gandikota, Jon Udell, Brian Gutcher, Jef Munsil
-
Patent number: 7099812Abstract: The disclosed invention is a grid that monitors a design simulation to support design verification coverage analysis. The disclosed invention includes n ordered axis declarations 72 that each correspond to a functional attribute and list at least two valid functional states, logic expressions 78 that test for the functional states and set axis variables, and a grid declaration 80 that converts the axis variables to a unique linear index value corresponding to the cross-product of the achieved functional states and records hits. The linear index is calculated by multiplying the integer value of each axis variable (except the nth axis variable) by the product of the sizes of each higher-order axis than the axis to which said axis variable corresponds, summing the results, and adding the integer value of the nth said axis variable.Type: GrantFiled: September 28, 2001Date of Patent: August 29, 2006Assignee: Intrinsity, Inc.Inventor: Fritz A. Boehm
-
Patent number: 7062587Abstract: The System-on-Chip apparatus and integration methodology disclosed includes a single semiconductor integrated circuit having one or more processor subsystems, one or more DMA-type peripherals, and a Memory Access Controller (MAC) on a first internal unidirectional bus. The first internal unidirectional bus controls transactions between the processor subsystem(s) and the DMA peripheral(s) using a Memory Access Controller (MAC) and unidirectional, positive-edge clocked address and transaction control signals. The first internal unidirectional bus can support burst operation, variable-speed pipelined memory transactions, and hidden arbitration. The SoC may include a second internal unidirectional bus that controls transactions between the processor subsystem(s) and non-DMA peripherals. The second internal unidirectional bus controls transactions between the processor subsystem(s) and the non-DMA peripheral(s) using unidirectional address and transaction control signals.Type: GrantFiled: July 28, 2003Date of Patent: June 13, 2006Assignee: Palmchip CorporationInventors: S. Jauher A. Zaidi, Michael Ou, Lyle E. Adams, Hussam I. Ramlaoui, Billy D. Mills, Robin Bhagat
-
Patent number: 7053664Abstract: Power consumption in NDL designs utilizing FAST14 technology can be controlled via the introduction and propagation of null value 1-of-N signals in selected areas of the logic. A shared logic tree circuit, which might perform an arithmetic function or a multiplexing function, evaluates a 1-of-N input logic signal and produces a 1-of-N output logic signal having a null value if the input has a null value. A null value signal is defined as a valid multiwire 1-of-N signal used in NDL logic having N wires where N is greater than 2, where no one of the N wires of the 1-of-N signal is asserted when the NDL gate evaluates.Type: GrantFiled: November 20, 2002Date of Patent: May 30, 2006Assignee: Intrinsity, Inc.Inventors: Terence M. Potter, James S. Blomgren
-
Patent number: 7031897Abstract: A method of efficiently simulating logic designs comprising signals that are capable of having more than two unique decimal values and one or more unique drive states, such as designs based upon the new N-nary logic design style, is disclosed. The present invention includes a signal model that models N-nary signal value, drive strength, and signal definition information in a specific format that supports the ability of the simulator to simulate the operation of the N-nary logic gates such as adders, buffers, and multiplexers by arithmetically and logically manipulating the unique decimal values of the N-nary signals. The simulator comprises an input logic signal model reader, an arithmetic/logical operator, an output logic signal model generator, and an output message generator that generates one or more output- or input-signal-specific output messages that pack relevant simulation data into a format optimized to the architecture of the simulation host.Type: GrantFiled: September 24, 1999Date of Patent: April 18, 2006Assignee: Intrinsity, Inc.Inventors: James S. Blomgren, Fritz A. Boehm
-
Patent number: 6917997Abstract: A interrupt controller includes specialized interfaces and controls for ARM7TDMI-type microcontroller cores. Such sends interrupt vectors and IRQ or FIQ interrupt requests to the processor depending on particular interrupts received. Wherein, THUMB program execution is more economical with program code space, and an interrupt service routine preamble is coded in ARM program code to cause a switch to THUMB program execution. The interrupt service routine preamble is shared amongst all the interrupt service routines to further economize on program code space.Type: GrantFiled: March 8, 2001Date of Patent: July 12, 2005Assignee: Palmchip CorporationInventor: Robin Bhagat
-
Patent number: 6911846Abstract: The present invention comprises a method and apparatus for an integrated circuit (IC) that uses 1 of N signals to reduce the circuit's wire to wire effective capacitance. The present invention comprises a logic tree circuit coupled to a first 1 of N input signal, a second 1 of N input signal, and a 1 of N output signal where the 1 of N signals' reduce the signal's wire to wire effective capacitance. Other embodiments of the present invention include the use of a 1 of 2 signal, a 1 of 3 signal, a 1 of 4 signal, and a 1 of 8 signal where one and one of the wires of the signal is active.Type: GrantFiled: February 5, 1998Date of Patent: June 28, 2005Assignee: Intrinsity, Inc.Inventors: James S. Blomgren, Terence M. Potter, Stephen C. Horne, Michael R. Seningen, Anthony M. Petro
-
Patent number: 6898691Abstract: This invention discloses a group of instructions, block4 and block4v, in a matrix processor 16 that rearranges data between vector and matrix forms of an A×B matrix of data 120 where the data matrix includes one or more 4×4 sub-matrices of data 160-166. The instructions of this invention simultaneously swaps row or columns between the first 140, second 142, third 144, and fourth 146 matrix registers according to the instructions that perform predefined matrix tensor operations on the data matrix that includes one of the following group of operations: swapping rows between the different individual matrix registers, or swapping columns between the different individual matrix registers. Additionally, successive iterations or combinations of the block4 and or block4v instructions perform standard tensor matrix operations from the following group of matrix operations: transpose, shuffle, and deal.Type: GrantFiled: June 6, 2002Date of Patent: May 24, 2005Assignee: Intrinsity, Inc.Inventors: James S. Blomgren, Timothy A. Olson, Christophe Harle
-
Patent number: 6889180Abstract: The present invention is a monitor that detects a design verification event and reports a status event to a database. One embodiment of the present invention comprises a monitor declaration, zero or more signal declarations, zero or more bus declarations and one or more logic expressions. A logic expression, formulated using the declared signals and buses, is used to evaluate whether a specific verification event has occurred. The present invention further comprises a monitor where the signal of the signal declaration of the monitor is an N-Nary signal. Additionally, the present invention comprises a parser to translate the monitor source file code into a standard computer language code.Type: GrantFiled: September 24, 1999Date of Patent: May 3, 2005Assignee: Intrinsity, Inc.Inventors: Laura A. Weber, Fritz A. Boehm, Jean Anne Booth, Jeffrey S. Leonard, Shawn D. Strawbridge, Douglas N. Good
-
Patent number: 6809310Abstract: A beam of accelerated ions (111) is produced from a quiescent plasma (19) created by diffusing a heated primary plasma (15) through an accelerator/homogenizer structure (17) having a uniform voltage potential VB and a total surface area ARF. The RF-conductive, dielectric coated surfaces of the accelerator/homogenizer structure are quasi-uniformly dispersed throughout the primary plasma. The quiescent plasma has a generally homogenous preselected plasma potential VPA approximately equal to VB. An RF-grounded structure (112) having a total ground surface area AG, wherein ARF>AG, attracts ions from the quiescent plasma to produce the accelerated ion beam.Type: GrantFiled: January 27, 2003Date of Patent: October 26, 2004Inventor: Lee Chen
-
Patent number: 6785730Abstract: The generic protocol translator enables a robust communication link between devices where communication and the exchange of information is currently either very difficult or impossible. The generic protocol translator frees device developers from concerning themselves with the details of existing and future protocols, data formats or application semantics that they must support for inter-device compatibility. A receiver circuit manager receives source information using a socket-type interface. The source information then passes through a receiver, a message queue, a message router, and a message converter, which converts the information to the destination format using a multi-stage pipelined poly-dimensional finite state automata based conversion process. The converted message is then sent to the destination device via the message router after being reformatted into the destination protocol identified during the conversion process.Type: GrantFiled: November 18, 1999Date of Patent: August 31, 2004Inventor: Rebecca S. Taylor
-
Patent number: 6769046Abstract: A system resource router interfaces initiators through protocol-adapting sockets to a plurality of sub-buses. A switch matrix allows at least some of the sockets to be connected to two or more of the sub-buses. Each sub-bus interfaces through a channel controller to target devices like memory and peripherals. A graphical user interface, assembly program, and computer-aided design platform allow users to customize system resource router configurations for particular applications. At least one embodiment produces Verilog or other hardware description language intellectual property technology libraries. It implements the optimal mix of sub-buses, switches, sockets, and controllers that will be needed for a particular user application.Type: GrantFiled: December 5, 2000Date of Patent: July 27, 2004Assignee: Palmchip CorporationInventors: Lyle E. Adams, Billy D. Mills
-
Patent number: 6745357Abstract: A method and apparatus for random-access scan of a network 990 of dynamic logic or N-NARY logic that includes sequentially clocked precharge logic gates and one or more scan gates (900) driven by multiple overlapping clock signals generated from a clock generation circuit (904) coupled to a clock spine (902). Each clocked precharge logic gate and each scan gate include a logic tree (502) with one or more evaluate nodes, a precharge circuit (32), an evaluate circuit (36), and one or more output buffers (34). Each scan gate further includes a scan circuit (806) that accepts scan control signals (406, 408, 410, 824, and 826) and couples to one or more scan registers (416) in a RAM-like architecture. Scan control signals operate to capture the state of the output buffers of the scan gate, and to force the output buffers of the scan gate to a preselected level.Type: GrantFiled: July 9, 2001Date of Patent: June 1, 2004Assignee: Intrinsity, Inc.Inventors: David W. Chrudimsky, Stephen C. Horne, James S. Blomgren, Michael R. Seningen
-
Patent number: 6732346Abstract: This invention discloses a software tool 20 that generates wire route rules between logic gates in a semiconductor device for the automated layout of the logic gates in the device. The software tool 20 includes a routing rule generation tool 22 that creates a route rule database 30 for a given semiconductor fabrication technology and circuit family of logic gates, and includes a block build tool 32 that interconnects the logic gates with routes according to the route rules generated by the routing rule generation tool 22. The routing rule generation tool 22 further includes a noise sensitivity/gate characterization tool 24 and a rule generator tool 28. The block build tool 32 further includes a gate sizing tool 34, a gate analysis tool 36, a route rule selecting tool 38, a route assigning tool 42.Type: GrantFiled: May 24, 2002Date of Patent: May 4, 2004Assignee: Intrinsity, Inc.Inventors: Stephen C. Horne, Gopal Vijayan, Donald W. Glowka
-
Patent number: 6728654Abstract: A random number indexing method and apparatus includes an index array 302 that uniquely identifies each pseudo-random number in a sequence of numbers generated by a pseudo-random number generator 202. A computer program 102 provides a seed value to the pseudo-random number generator and populates the index array. The computer program uses the identifying indicia in the index array to call for and receive pseudo-random numbers.Type: GrantFiled: September 28, 2001Date of Patent: April 27, 2004Assignee: Intrinsity, Inc.Inventor: Fritz A. Boehm
-
Patent number: D506080Type: GrantFiled: August 25, 2003Date of Patent: June 14, 2005Assignee: Support Services Group, PLCInventor: Daniel Ho