Patents Represented by Attorney Naren Thappeta
-
Patent number: 7869890Abstract: A parallel operation keyboard (POK) which enables a user to provide multiple inputs simultaneously in managing a process control plant. A lock is provided to disable such simultaneous inputs. In an embodiment, multiple groups of keys are provided, with each group of keys being operable independently to modify the parameter value of a corresponding control loop. A network management station (NMS) and a server are designed to provide a suitable interface. In one implementation, each group of keys contains four keys respectively specifying increasing the parameter value, decreasing the parameter value, manual mode (in which the present level of the variable is controlled by the increase/decrease keys) and normal mode (in which the set point, i.e., the desired value, for the variable is controlled).Type: GrantFiled: September 6, 2006Date of Patent: January 11, 2011Assignee: Honeywell International Inc.Inventors: Ashish Sharma, Manish Sharma, Srinivasan Rajagopal, Rajesh Ramesh, Benoy Joseph
-
Patent number: 7634322Abstract: Wireless field devices used in process control plants are configured over a wireless medium. In an embodiment, a host device discovers the presence of wireless field devices in the vicinity, and displays a list of discovered devices. The host device then enables a user to select a field device for configuration from the displayed list, and causes only the selected wireless field device to generate a human perceivable signal, thereby enabling a user to correlate a wireless field device listed in the display with the actual physical field device present in the vicinity. Upon confirmation from the user that the selected wireless field device is the device intended for configuration, the host device transmits the corresponding configuration parameters over the wireless medium, thus configuring the device.Type: GrantFiled: March 23, 2007Date of Patent: December 15, 2009Assignee: Honeywell International Inc.Inventors: Prasad Samudrala, Deepak Tanajirao Patil, II
-
Patent number: 7600200Abstract: A management system (managing field devices of a process control plan) provided according to an aspect of the present invention enables a user to view historical menus (i.e., the menus as displayed at desired prior time points). Such a feature is enabled in an embodiment by storing displayed tree structure as well as associated item values.Type: GrantFiled: June 6, 2005Date of Patent: October 6, 2009Assignee: Honeywell International Inc.Inventors: Patra Surjya Narayana K, Raghavendra T. S. Prasad, Amit Nigam
-
Patent number: 7414370Abstract: A lamp in which a LED array is coupled to a transistor such that the same amount of current flows through both. The voltage level at the control (e.g., base) terminal of the transistor is controlled such that the current magnitude is reduced when the operating temperature rises. As a result, the heat generated from the junctions of the LEDs in the LED arrays is reduced, thereby compensating for the increase in the operating temperature.Type: GrantFiled: February 3, 2006Date of Patent: August 19, 2008Assignee: Honeywell International Inc.Inventor: Shanoprasad Kunjappan
-
Patent number: 7317952Abstract: According to an aspect of the present invention, device descriptions specified using different device description (DD) specifications are converted (represented) into a single format. In an embodiment, the single format corresponds to extended markup language (XML). The device description in the single format is then examined to provide a user interface for management of the corresponding field devices. Due to such use of a common format, integration of field devices (into a management system) having device description defined according to a new device description specification, may be simplified.Type: GrantFiled: June 20, 2005Date of Patent: January 8, 2008Assignee: Honeywell International Inc.Inventors: Deepak S Bhandiwad, Rizwan Mohammed, Raghavendra TS Prasad, Surjya Narayana Patra
-
Patent number: 7302507Abstract: Reestablishing connections when a block/device at one end is re-initialized. The data elements necessary for reestablishing a connection at both ends may be stored in a third device. When a block/device at one end is re-initialized, additional data elements necessary for reestablishing connection may be received from the re-initialized block, and all the data elements may be used to re-establish the connection. In an embodiment implemented in the context of a control system, a supervisory control station stores image of the various intermediate objects used in both end devices (at which ends of a connection terminate), receives parameters which identify changes when an end device is re-initialized, and makes changes to the stored intermediate objects. The changed objects are downloaded to the respective end devices to reestablish the connection.Type: GrantFiled: September 29, 2003Date of Patent: November 27, 2007Assignee: Honeywell International Inc.Inventors: Raj L. Bandekar, Hsi Shen Chai
-
Patent number: 6904327Abstract: A multiplexer implemented substantially in the form of software, which enables the multiplexer to be integrated with a supervisory platform into one unit is disclosed. The multiplexer may contain a database which stores a mapping of the address of the devices to the corresponding port/channels to which the devices are connected. An emulation block implemented in software examines the address in each command/response and forwards the command/response appropriately. Due to the software implementation, some of the commands may be blocked (from being forwarded). According to another aspect, data required to generate a response may be retrieved from a controller block (instead of retrieving from the device), thereby reducing the overhead on the devices.Type: GrantFiled: January 29, 2003Date of Patent: June 7, 2005Assignee: Honeywell International Inc.Inventors: Jayashree Balakrishnan, Premraj K Mannikkath, Raghavendra T S Prasad
-
Patent number: 6563505Abstract: A graphics controller circuit for minimizing an amount of data received from a host. The graphics controller circuit includes a register file with a plurality of registers. The graphics controller accepts commands addressed to virtual registers, and generates plurality of instructions including an instruction to access one of the registers in the register file. By using such a virtual register number in a command and generating several instructions in response thereto, the graphics controller circuit of the present invention minimizes the amount of data host sends over the system bus.Type: GrantFiled: June 20, 1996Date of Patent: May 13, 2003Assignee: Cirrus Logic, Inc.Inventors: Karl Scott Mills, Richard Charles Andrew Owen, Mark Emil Bonnelycke
-
Patent number: 6349089Abstract: A flexible scheduler in an ATM switch. The scheduler enables each connection to be served fairly according to associated quality of service parameters, while enabling several other features. A connection can be shaped while minimizing additional memory and processing requirements. Specifically, the conformance time of cells of a connections need not be stored when significant backlog exists in the transmission of the cells. The shaping rate can be dynamically varied. Sequence of cells forming a frame are buffered in the ATM switch until the end of frame cell is received. All the cells of a frame are then sent in quick succession.Type: GrantFiled: June 13, 2000Date of Patent: February 19, 2002Assignee: Riverstone Networks, Inc.Inventors: Flavio Giovanni Bonomi, Kannan Devarajan
-
Patent number: 5619703Abstract: A peripheral device capable of generating interrupt request signals compliant with the Industry Standard Architecture (ISA) protocol, and the Peripheral Component Interconnect (PCI) protocol. The peripheral device comprises a signal generator block which selectively generates either the interrupt request signals of the PCI protocol or a set of bits representative of interrupt request signals of the ISA protocol. The set of bits are transferred serially to a converter circuit which generates the interrupt request signals of the ISA protocol based on the bits. The signal generator block generates bits in such a way as to support both pulse mode and level mode interrupt request signals for the ISA protocol.Type: GrantFiled: June 6, 1995Date of Patent: April 8, 1997Assignee: Cirrus Logic, Inc.Inventors: Reza G. Omid, Sanjiv D. Pathak, Jafar Naji, Stephen A. Smith, Sriram Ramamurthy, Jihad Y. Abudayyeh, Kasturiraman Gopalaswamy