Patents Assigned to 4D-S Pty Ltd.
-
Patent number: 10003020Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer. The formation of the first metal oxide layer has a Gibbs free energy that is lower than the Gibbs free energy for the formation of the second metal oxide layer.Type: GrantFiled: December 2, 2016Date of Patent: June 19, 2018Assignee: 4D-S PTY, LTDInventor: Dongmin Chen
-
Patent number: 9520559Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer. The formation of the first metal oxide layer has a Gibbs free energy that is lower than the Gibbs free energy for the formation of the second metal oxide layer.Type: GrantFiled: October 2, 2015Date of Patent: December 13, 2016Assignee: 4D-S PTY, LTDInventor: Dongmin Chen
-
Patent number: 9293201Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer. The formation of the first metal oxide layer has a Gibbs free energy that is lower than the Gibbs free energy for the formation of the second metal oxide layer.Type: GrantFiled: February 21, 2014Date of Patent: March 22, 2016Assignee: 4D-S PTY, LTDInventor: Dongmin Chen
-
Patent number: 8884401Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-X CaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: GrantFiled: May 20, 2013Date of Patent: November 11, 2014Assignee: 4D-S Pty, LtdInventor: Makoto Nagashima
-
Patent number: 8698120Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer. The formation of the first metal oxide layer has a Gibbs free energy that is lower than the Gibbs free energy for the formation of the second metal oxide layer.Type: GrantFiled: February 14, 2012Date of Patent: April 15, 2014Assignee: 4D-S Pty. LtdInventor: Dongmin Chen
-
Publication number: 20130248812Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-X CaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: ApplicationFiled: May 20, 2013Publication date: September 26, 2013Applicant: 4D-S PTY, LTDInventor: Makoto Nagashima
-
Publication number: 20130224888Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-xCaxMnO3 (PCMO) layer, in an electrically biased sputtering chamber, above the insulator and the metal portions, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: ApplicationFiled: February 5, 2013Publication date: August 29, 2013Applicant: 4D-S PTY, LTDInventor: 4D-S PTY, LTD
-
Patent number: 8454810Abstract: A plasma source includes a hexagonal hollow cathode, the cathode including six targets and six magnets to generate and maintain a high density plasma; and an anode located beneath the cathode. A second hexagonal hollow cathode can be positioned concentric to the hexagonal hollow cathode.Type: GrantFiled: July 14, 2006Date of Patent: June 4, 2013Assignee: 4D-S Pty Ltd.Inventor: Makoto Nagashima
-
Publication number: 20130109150Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-xCaxMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: ApplicationFiled: December 27, 2012Publication date: May 2, 2013Applicant: 4D-S PTY, LTDInventor: 4D-S PTY, LTD
-
Patent number: 8395199Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-XCaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: GrantFiled: March 25, 2006Date of Patent: March 12, 2013Assignee: 4D-S Pty Ltd.Inventor: Makoto Nagashima
-
Patent number: 8378345Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer. The formation of the first metal oxide layer has a Gibbs free energy that is lower than the Gibbs free energy for the formation of the second metal oxide layer.Type: GrantFiled: April 26, 2012Date of Patent: February 19, 2013Assignee: 4D-S Pty, LtdInventor: Dongmin Chen
-
Patent number: 8367513Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-XCaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: GrantFiled: April 22, 2011Date of Patent: February 5, 2013Assignee: 4D-S Pty Ltd.Inventor: Makoto Nagashima
-
Patent number: 8308915Abstract: Systems and methods are disclosed for face target sputtering to fabricate semiconductors by providing one or more materials with differential coefficients of expansion in the FTS chamber; and generating a controlled pressure and size with the one or more materials during sintering.Type: GrantFiled: September 14, 2006Date of Patent: November 13, 2012Assignee: 4D-S Pty Ltd.Inventor: Makoto Nagashima
-
Publication number: 20120205611Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer.Type: ApplicationFiled: April 26, 2012Publication date: August 16, 2012Applicant: 4D-S PTY, LTDInventor: Dongmin Chen
-
Publication number: 20120199804Abstract: A memory device includes a first metal layer and a first metal oxide layer coupled to the first metal layer. The memory device includes a second metal oxide layer coupled to the first metal oxide layer and a second metal layer coupled to the second metal oxide layer.Type: ApplicationFiled: February 14, 2012Publication date: August 9, 2012Applicant: 4D-S PTY, LTDInventor: Dongmin CHEN
-
Publication number: 20120195097Abstract: A memory device is disclosed. In a first aspect the memory comprises a first doped awell; two wells of opposite doping implanted in the first doped well; and two bitlines located on top of the two wells. The memory includes a Perovsite material on top of the first doped well and located between two bitlines; and a wordline located above the Perovskite material. In a second aspect the memory comprises a first doped well; two wells of opposite doping implanted in the first doped well; and two bitlines located on top of the two wells. The memory includes a Perovskite material located within one of the bitlines and a wordline located above the first doped well and located between the two bitlines.Type: ApplicationFiled: April 13, 2012Publication date: August 2, 2012Applicant: 4D-S PTY LTD.Inventor: Zhida LAN
-
Publication number: 20120195098Abstract: A memory device is disclosed. In a first aspect the memory comprises a first doped awell; two wells of opposite doping implanted in the first doped well; and two bitlines located on top of the two wells. The memory includes a Perovsite material on top of the first doped well and located between two bitlines; and a wordline located above the Perovskite material. In a second aspect the memory comprises a first doped well; two wells of opposite doping implanted in the first doped well; and two bitlines located on top of the two wells. The memory includes a Perovskite material located within one of the bitlines and a wordline located above the first doped well and located between the two bitlines.Type: ApplicationFiled: March 29, 2011Publication date: August 2, 2012Applicant: 4D-S PTY LTD.Inventor: Zhida Lan
-
Publication number: 20120122290Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-XCaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: ApplicationFiled: April 22, 2011Publication date: May 17, 2012Applicant: 4D-S PTY LTD.Inventor: Makoto NAGASHIMA
-
Patent number: 7985960Abstract: The present invention discloses a memory system comprising a plurality of crystals, and at least two conductors. The at least two conductors being orthogonal to each other. Wherein at least one of the plurality of crystals are bounded by the orthogonal intersection of the at least two conductors.Type: GrantFiled: February 16, 2009Date of Patent: July 26, 2011Assignee: 4D-S Pty Ltd.Inventor: Gilbert Springer
-
Patent number: 7932548Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-XCaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: GrantFiled: July 14, 2006Date of Patent: April 26, 2011Assignee: 4D-S Pty Ltd.Inventor: Makoto Nagashima