Patents Assigned to Amazing Microelectronic Corp.
-
Patent number: 9462394Abstract: The present invention discloses a splicing type electret loudspeaker. The splicing type electret loudspeaker may comprise a plurality of electret loudspeaker units. Each electret loudspeaker unit may comprise a plurality of connection ports, and these connection ports may be disposed around the edge of each electret loudspeaker unit. In particular, the connection ports of each electret loudspeaker unit can respectively connect to one of the connection ports of another electret loudspeaker unit; in this way, these electret loudspeaker units can connect to each other in parallel, such that the power input signal and the audio input signal can be transmitted to all electret loudspeaker units to drive them.Type: GrantFiled: December 31, 2014Date of Patent: October 4, 2016Assignee: AMAZING MICROELECTRONIC CORP.Inventors: Mou-Ong Sher, Ryan Hsin-Chin Jiang, Ming-Che Hsieh
-
Patent number: 9264042Abstract: The present invention discloses a serial transmission driving method, wherein a serial transmission driving device (STD) is connected with a first terminal (FT) and a second terminal (ST) of an equivalent load capacitor through a first differential bus (FDB) and a second differential bus (SDB). FDB and SDB are respectively connected with a high-potential terminal (HPT) and a low-potential terminal (LPT) through a first equivalent resistor and a second equivalent resistor. STD receives a trigger signal (TS) appearing during the transition between a turn-on signal (Ton) and a turn-off signal (Toff), generates a first potential (FP) and a second potential (SP) greater than FP according to TS, and respectively applies FP and SP to SDB and FDB. FP and SP fast change the potential of FT to be greater than that of ST. HPT and LPT maintain potentials of FDB and SDB until Toff ends.Type: GrantFiled: March 6, 2014Date of Patent: February 16, 2016Assignee: AMAZING MICROELECTRONIC CORP.Inventors: Tang-Kuei Tseng, Chih-Hao Chen, Szu-Hsien Wu, Ryan Hsin-Chin Jiang
-
Patent number: 9224702Abstract: A three-dimension (3D) integrated circuit (IC) package is disclosed. The 3D IC package has a package substrate having a surface. At least one integrated circuit (IC) chip with or without suppressing a transient voltage and at least one transient voltage suppressor (TVS) chip are arranged on the surface of the substrate and electrically connected with each other. The IC chip is independent from the TVS chip. The IC chip and the TVS chip stacked on each other are arranged on the package substrate. Alternatively, the IC chip and the TVS chip are together arranged on an interposer formed on the package substrate.Type: GrantFiled: December 12, 2013Date of Patent: December 29, 2015Assignee: Amazing Microelectronic Corp.Inventors: Ming-Dou Ker, Che-Hao Chuang
-
Patent number: 9153679Abstract: A silicon-controlled rectification device with high efficiency is disclosed, which comprises a P-type region surrounding an N-type region. A first P-type heavily doped area is arranged in the N-type region and connected with a high-voltage terminal. A plurality of second N-type heavily doped areas is arranged in the N-type region. A plurality of second P-type heavily doped areas is closer to the second N-type heavily doped areas than the first N-type heavily doped area and arranged in the P-type region. At least one third N-type heavily doped area is arranged in the P-type region and connected with a low-voltage terminal. Alternatively or in combination, the second N-type heavily doped areas and the second P-type heavily doped areas are respectively arranged in the P-type region and the N-type region.Type: GrantFiled: March 19, 2015Date of Patent: October 6, 2015Assignee: Amazing Microelectronic Corp.Inventors: Tung-Yang Chen, James Jeng-Jie Peng, Woei-Lin Wu, Ryan Hsin-Chin Jiang
-
Patent number: 9118986Abstract: The present invention discloses a flat speaker output device and a method for starting the same. Wherein, a plurality of flat speakers utilizes an initial delay unit and a plurality of intermediary delay units connected in series. The initial delay unit connects with the power controller and a first one of the flat speakers. The intermediary delay units respectively connect with the residual each flat speakers. The power controller controls a power source to the initial delay unit to delay the start of the first one of flat speakers, and outputs the power source to the intermediary delay units to sequentially delay the starts time of the residual each flat speaker. The present invention can sequentially start flat speakers without using a high-output power supply device and thus decrease the required capacity of the external power supply device.Type: GrantFiled: February 5, 2013Date of Patent: August 25, 2015Assignee: AMAZING MICROELECTRONIC CORP.Inventor: Ming Che Hsieh
-
Publication number: 20150171031Abstract: A three-dimension (3D) integrated circuit (IC) package is disclosed. The 3D IC package has a package substrate having a surface. At least one integrated circuit (IC) chip with or without suppressing a transient voltage and at least one transient voltage suppressor (TVS) chip are arranged on the surface of the substrate and electrically connected with each other. The IC chip is independent from the TVS chip. The IC chip and the TVS chip stacked on each other are arranged on the package substrate. Alternatively, the IC chip and the TVS chip are together arranged on an interposer formed on the package substrate.Type: ApplicationFiled: December 12, 2013Publication date: June 18, 2015Applicant: AMAZING MICROELECTRONIC CORP.Inventors: Ming-Dou KER, Che-Hao CHUANG
-
Publication number: 20150145557Abstract: The present invention discloses a serial transmission driving method, wherein a serial transmission driving device (STD) is connected with a first terminal (FT) and a second terminal (ST) of an equivalent load capacitor through a first differential bus (FDB) and a second differential bus (SDB). FDB and SDB are respectively connected with a high-potential terminal (HPT) and a low-potential terminal (LPT) through a first equivalent resistor and a second equivalent resistor. STD receives a trigger signal (TS) appearing during the transition between a turn-on signal (Ton) and a turn-off signal (Toff), generates a first potential (FP) and a second potential (SP) greater than FP according to TS, and respectively applies FP and SP to SDB and FDB. FP and SP fast change the potential of FT to be greater than that of ST. HPT and LPT maintain potentials of FDB and SDB until Toff ends.Type: ApplicationFiled: March 6, 2014Publication date: May 28, 2015Applicant: Amazing Microelectronic Corp.Inventors: Tang-Kuei TSENG, Chih-Hao CHEN, Szu-Hsien WU, Ryan Hsin-Chin JIANG
-
Patent number: 9024354Abstract: A silicon-controlled rectification device with high efficiency is disclosed, which comprises a P-type region surrounding an N-type region. A first P-type heavily doped area is arranged in the N-type region and connected with a high-voltage terminal. A plurality of second N-type heavily doped areas is arranged in the N-type region. A plurality of second P-type heavily doped areas is closer to the second N-type heavily doped areas than the first N-type heavily doped area and arranged in the P-type region. At least one third N-type heavily doped area is arranged in the P-type region and connected with a low-voltage terminal. Alternatively or in combination, the second N-type heavily doped areas and the second P-type heavily doped areas are respectively arranged in the P-type region and the N-type region.Type: GrantFiled: August 6, 2013Date of Patent: May 5, 2015Assignee: Amazing Microelectronics Corp.Inventors: Tung-Yang Chen, James Jeng-Jie Peng, Woei-Lin Wu, Ryan Hsin-Chin Jiang
-
Patent number: 9024516Abstract: A method for fabricating a semiconductor-based planar micro-tube discharger structure is provided, including the steps of forming on a substrate two patterned electrodes separated by a gap and at least one separating block arranged in the gap, forming an insulating layer over the patterned electrodes and the separating block, and filling the insulating layer into the gap. At least two discharge paths are formed. The method can fabricate a plurality of discharge paths in a semiconductor structure, the structure having very high reliability and reusability.Type: GrantFiled: December 17, 2013Date of Patent: May 5, 2015Assignee: Amazing Microelectronic Corp.Inventors: Tung-Yang Chen, Ming-Dou Ker, Ryan Hsin-Chin Jiang
-
Patent number: 9025289Abstract: A low-cost ESD protection device for high-voltage open-drain pad is disclosed, which has a first high-voltage (HV) NMOSFET coupled to a high-voltage (HV) open drain pad, a ground pad, a HV block unit and an ESD clamp unit and a low-voltage (LV) bias unit coupled to the first HV NMOSFET, a low-voltage (LV) trigger, the ESD clamp unit and the ground pad. The LV trigger is coupled to the HV block unit. The HV block unit blocks a high voltage from the HV open drain pad diode during normal operation and generates a trigger signal to the LV trigger when an ESD event is applied to the HV open drain pad. Then, the LV trigger turns on the ESD clamp unit to discharge an ESD current and switches the LV bias unit to turn off the first HV NMOSFET.Type: GrantFiled: December 12, 2013Date of Patent: May 5, 2015Assignee: Amazing Microelectronic Corp.Inventors: James Jeng-Jie Peng, Chih-Hao Chen, Ryan Hsin-Chin Jiang
-
Publication number: 20150041848Abstract: A silicon-controlled rectification device with high efficiency is disclosed, which comprises a P-type region surrounding an N-type region. A first P-type heavily doped area is arranged in the N-type region and connected with a high-voltage terminal. A plurality of second N-type heavily doped areas is arranged in the N-type region. A plurality of second P-type heavily doped areas is closer to the second N-type heavily doped areas than the first N-type heavily doped area and arranged in the P-type region. At least one third N-type heavily doped area is arranged in the P-type region and connected with a low-voltage terminal. Alternatively or in combination, the second N-type heavily doped areas and the second P-type heavily doped areas are respectively arranged in the P-type region and the N-type region.Type: ApplicationFiled: August 6, 2013Publication date: February 12, 2015Applicant: AMAZING MICROELECTRONIC CORP.Inventors: TUNG-YANG CHEN, JAMES JENG-JIE PENG, WOEI-LIN WU, RYAN HSIN-CHIN JIANG
-
Patent number: 8817437Abstract: A high voltage open-drain electrostatic discharge (ESD) protection device is disclosed, which comprises a high-voltage n-channel metal oxide semiconductor field effect transistor (HV NMOSFET) coupled to a high-voltage pad and a low-voltage terminal and receiving a high voltage on the high-voltage pad to operate in normal operation. The high-voltage pad and the HV NMOSFET are further coupled to a high-voltage ESD unit blocking the high voltage, and receiving a positive ESD voltage on the high-voltage pad to bypass an ESD current when an ESD event is applied to the high-voltage pad. The high-voltage ESD unit and the low-voltage terminal are coupled to a power clamp unit, which receives the positive ESD voltage via the high-voltage ESD unit to bypass the ESD current.Type: GrantFiled: January 3, 2013Date of Patent: August 26, 2014Assignee: Amazing Microelectronics Corp.Inventors: James Jeng-Jie Peng, Chih-Hao Chen, Ryan Hsin-Chin Jiang
-
Patent number: 8785971Abstract: A transient voltage suppressor without leakage current is disclosed, which comprises a P-substrate. There is an N-type epitaxial layer formed on the P-substrate, and a first N-heavily doped area, a first P-heavily doped area, an electrostatic discharge (ESD) device and at least one deep isolation trench are formed in the N-epitaxial layer. A first N-buried area is formed in the bottom of the N-epitaxial layer to neighbor the P-substrate and located below the first N-heavily doped area and the first P-heavily doped area. The ESD device is coupled to the first N-heavily doped area. The deep isolation trench is not only adjacent to the first N-heavily doped area, but has a depth greater than a depth of the first N-buried area, thereby separating the first N-buried area and the ESD device.Type: GrantFiled: November 23, 2011Date of Patent: July 22, 2014Assignee: Amazing Microelectronic Corp.Inventors: Che-Hao Chuang, Kun-Hsien Lin, Ryan Hsin-Chin Jiang
-
Patent number: 8773826Abstract: A power-rail ESD clamp circuit with a silicon controlled rectifier and a control module is provided. The silicon controlled rectifier is connected to a high voltage level and a low voltage level for bearing a current flow. The control module is connected to the silicon controlled rectifier in parallel, and includes a PMOS, a NMOS, at least one output diode, a resistor and a conducting string. The silicon controlled rectifier is a P+ or N+ triggered silicon controlled rectifier. By employing the novel power-rail ESD clamp circuit, it is extraordinarily advantageous of reducing both a standby leakage current and layout area while implementation.Type: GrantFiled: August 29, 2012Date of Patent: July 8, 2014Assignee: Amazing Microelectronic Corp.Inventors: Federico Agustin Altolaguirre, Ming-Dou Ker, Ryan Hsin-Chin Jiang
-
Publication number: 20140106064Abstract: A method for fabricating a semiconductor-based planar micro-tube discharger structure is provided, including the steps of forming on a substrate two patterned electrodes separated by a gap and at least one separating block arranged in the gap, forming an insulating layer over the patterned electrodes and the separating block., and filling the insulating layer into the gap. At least two discharge paths are formed. The method can fabricate a plurality of discharge paths in a semiconductor structure, the structure having very high reliability and reusability.Type: ApplicationFiled: December 17, 2013Publication date: April 17, 2014Applicant: Amazing Microelectronic Corp.Inventors: Tung-Yang CHEN, Ming-Dou KER, Ryan Hsin-Chin JIANG
-
Patent number: 8552530Abstract: A vertical transient voltage suppressor for protecting an electronic device is disclosed. The vertical transient voltage includes a conductivity type substrate having highly doping concentration; a first type lightly doped region is arranged on the conductivity type substrate, wherein the conductivity type substrate and the first type lightly doped region respectively belong to opposite types; a first type heavily doped region and a second type heavily doped region are arranged in the first type lightly doped region, wherein the first and second type heavily doped regions and the conductivity type substrate belong to same types; and a deep first type heavily doped region is arranged on the conductivity type substrate and neighbors the first type lightly doped region, wherein the deep first type heavily doped region and the first type lightly doped region respectively belong to opposite types, and wherein the deep first type heavily doped region is coupled to the first type heavily doped region.Type: GrantFiled: August 2, 2010Date of Patent: October 8, 2013Assignee: Amazing Microelectronics Corp.Inventors: Kun-Hsien Lin, Zi-Ping Chen, Che-Hao Chuang, Ryan Hsin-Chin Jiang
-
Patent number: 8477511Abstract: A package structure and an electronic apparatus of the package structure are disclosed. The package structure includes a substrate and a plurality of pins. The plurality of pins is disposed on the substrate. The plurality of pins is interlaced to each other, so that a line along a specific direction will only pass one of the plurality of pins at most.Type: GrantFiled: September 2, 2010Date of Patent: July 2, 2013Assignee: Amazing Microelectronic Corp.Inventors: Ho-Shyan Lin, Tsu-Yang Wong
-
Patent number: 8472643Abstract: The present invention is related to an improved power amplifier and a method for restraining power of the improved power amplifier. The improved power amplifier has an output power restraint unit, and the output power restraint unit is capable of restraining output power of the improved power amplifier when the output power is exceedingly large. A method for restraining power of a power amplifier, the method comprises the steps of: determining whether power of output powers signal are exceedingly large through a power signal transformation unit, if yes, adjusting two variable resistor of an input amplifier unit for adjusting the power of the power signals, and outputting the adjusted power signals for driving a load via output terminals of the power amplifier.Type: GrantFiled: November 11, 2009Date of Patent: June 25, 2013Assignee: Amazing Microelectronic Corp.Inventors: Ming-Hsiung Chen, Shang-Shu Chung, Tung-Sheng Ku
-
Patent number: 8431999Abstract: A low capacitance transient voltage suppressor is disclosed. The suppressor comprises an N-type heavily doped substrate and an epitaxial layer formed on the substrate. At least one steering diode structure formed in the epitaxial layer comprises a diode lightly doped well and a first P-type lightly doped well, wherein a P-type heavily doped area is formed in the diode lightly doped well and a first N-type heavily doped area and a second P-type heavily doped area are formed in the first P-type lightly doped well. A second P-type lightly doped well having two N-type heavily doped areas is formed in the epitaxial layer. In addition, an N-type heavily doped well and at least one deep isolation trench are formed in the epitaxial layer, wherein the trench has a depth greater than or equal to depths of all the doped wells, so as to separate at least one doped well.Type: GrantFiled: March 25, 2011Date of Patent: April 30, 2013Assignee: Amazing Microelectronic Corp.Inventors: Yu-Shu Shen, Kun-Hsien Lin, Che-Hao Chuang, Ryan Hsin-Chin Jiang
-
Patent number: 8330538Abstract: An improved self-oscillating audio amplifier and a method for restraining audio distortion of the self-oscillating audio amplifier are disclosed. The improved self-oscillating audio amplifier comprises a distortion restraint unit configured to detect whether modulated audio signals outputted from the self-oscillating audio amplifier is distorted and, if so, to restrain the distortion. The method for restraining audio distortion of the self-oscillating audio amplifier includes the following steps of: determining whether the modulated audio signals outputted from an audio amplifier positive output terminal is distorted by a first flip-flop set, and if yes, restraining the distortion of the modulated audio signals outputted from the audio amplifier positive output terminal; and outputting the modulated audio signals to drive a speaker by the audio amplifier positive output terminal and an audio amplifier negative output terminal.Type: GrantFiled: November 11, 2009Date of Patent: December 11, 2012Assignee: Amazing Microelectronic Corp.Inventors: Ming-Hsiung Chen, Shang-Shu Chung, Tung-Sheng Ku