Patents Assigned to ARC International
-
Patent number: 7185260Abstract: An improved method and apparatus for performing single-cycle operations (such as for example Maximum a Posteriori, i.e. MAP decode) in digital processors is disclosed. In one exemplary configuration, a processor is fitted with a specialized instruction and extension Arithmetic Logic Unit (ALU) to efficiently perform the forward and reverse transition trellis metric updates as well as the Log Likelihood ratio calculation in order to accelerate the decoding of Turbo-encoded data sequences. The processor executes software comprising the single operand instruction to perform Turbo decoding with the efficiency comparable to a dedicated hardware implementation. The programmable apparatus can be readily reprogrammed to accommodate evolving standards.Type: GrantFiled: April 5, 2004Date of Patent: February 27, 2007Assignee: ARC InternationalInventors: Robert Coombs, Jonathan Talbot, Alexander Worm
-
Patent number: 7171631Abstract: An improved method and apparatus for controlling and implementing instructions in a pipelined central processing unit (CPU) or user-customizable microprocessor. In a first aspect of the invention, an improved method of permitting programmer control of jump instruction interlocks is disclosed. In one embodiment, a minimum of one cycle is required between an instruction that sets flags and a branch taken as a result of those flags; an interlock is used to detect a branch preceded by an instruction setting the flags to ensure that the instruction immediately preceding the branch can not affect the branch outcome. In a second embodiment, a jump instruction following a flag setting instruction whose flags may affect the outcome of the jump is stalled until all flags are set. In a second aspect of the invention, a method of synthesizing a processor design incorporating the aforementioned interlocks is disclosed.Type: GrantFiled: April 21, 2003Date of Patent: January 30, 2007Assignee: ARC InternationalInventors: James Robert Howard Hakewill, John Sanders
-
Patent number: 7162713Abstract: A method and apparatus for analyzing and formatting strings of data, such as data derived from software processes running on two data processors. In one embodiment, a plurality of different data strings are initialized building a symbol array, and finding differences within the data by analyzing various relationships within the data strings, such as the existence of unique strings. A computer program and apparatus for synthesizing logic implementing the aforementioned methodology are also disclosed.Type: GrantFiled: March 13, 2001Date of Patent: January 9, 2007Assignee: ARC InternationalInventor: Thomas J. Pennello
-
Patent number: 7133820Abstract: A method and apparatus for debugging programs in a distributed environment, such as a set of heterogeneous hardware processors (integrated circuits or In-Circuit Emulators), and/or software-based simulators. In one embodiment, the method comprises identifying a plurality of processes; initializing each of the processes; executing with a single thread of control among the processes; and continuously cycling among the processes to obtain status information. A computer program and apparatus for implementing the aforementioned methodology are also disclosed.Type: GrantFiled: March 14, 2001Date of Patent: November 7, 2006Assignee: ARC InternationalInventors: Thomas J. Pennello, Henry A. Davis
-
Patent number: 7051189Abstract: An improved method of optimizing the instruction set of a digital processor using code compression. In one embodiment, the method comprises obtaining an assembly language program to be used for the optimization process; calculating the static frequency of each instruction type from the base instruction set; sorting the instruction types by frequency; determining the number and type of instructions necessary for correct program execution; creating a compressed instruction set encoding; re-evaluating the compressed instruction according to the foregoing steps; and generating an instruction set encoding for the compressed instruction set. Improved compressed instruction formats and register structures useful in a processor are also disclosed. A computer program and apparatus for synthesizing logic implementing the aforementioned data cache architecture and pipeline performance enhancements are further disclosed.Type: GrantFiled: March 14, 2001Date of Patent: May 23, 2006Assignee: ARC InternationalInventor: Peter Warnes
-
Patent number: 7043682Abstract: An improved method and apparatus for performing operations (such as Viterbi decode) in digital processors using a reduced number of cycles. In one aspect, the invention comprises efficient methods for performing multiple “butterfly” add-compare-select (ACS) operations using an improved dual butterfly (DVBF) extension instruction added to the instruction set of a user-configured processor. The DVBF extension allows performance of two butterfly operations in a single cycle. In another aspect, an improved path metric addressing scheme is disclosed. An integrated circuit (IC) device incorporating the aforementioned features, and method of designing such IC, are also disclosed.Type: GrantFiled: February 4, 2003Date of Patent: May 9, 2006Assignee: ARC InternationalInventor: Jonathan Ferguson
-
Patent number: 7010558Abstract: An apparatus and method for performing enhanced algorithmic processing, including reduced cycle-count fast Fourier transform (FFT) calculations. In one aspect, the invention comprises a user-configurable processor having an extension instruction adapted for reduced cycle-count algorithmic operations. In one exemplary embodiment, the processor is an extensible core, and the extension instruction comprises a 32-bit instruction word linked with existing circuitry in the processor core used for multiply-accumulate (mac) instructions. 16-bit, 24-bit, and dual 16-bit multiply options are available for the multiply/accumulate unit of the processor. The extension instruction is pipelined to the same number of stages as the mac instructions, thereby avoiding unnecessary stalls and increasing performance. A modified accumulator data path used in support of the foregoing instruction is also described.Type: GrantFiled: April 18, 2002Date of Patent: March 7, 2006Assignee: ARC InternationalInventor: Chris Morris
-
Patent number: 6988154Abstract: A data and signal interface for controlling the transfer of data and signals between a memory array and macro function such as that of a digital signal processor (DSP) core. In one embodiment, the interface comprises a plurality of memory ports which interface with X/Y memory banks, a plurality of function ports, each with a function controller, which interface with DSP functions, a crossbar connecting the memory and function ports, and an arbitration unit for arbitrating memory access by the function ports. The memory interface advantageously allows multiple simultaneous accesses of memory banks via a plurality of macro functions, each access under the control of a parent processor instruction. A standardized protocol used for memory read/write operations is also disclosed.Type: GrantFiled: March 7, 2001Date of Patent: January 17, 2006Assignee: ARC InternationalInventor: David Latta
-
Patent number: 6862563Abstract: A method of managing the configuration, design parameters, and functionality of an integrated circuit (IC) design using a hardware description language (HDL). Instructions can be added, subtracted, or generated by the designer interactively during the design process, and customized HDL descriptions of the IC design are generated through the use of scripts based on the user-edited instruction set and inputs. The customized HDL description can then be used as the basis for generating “makefiles” for purposes of simulation and/or logic level synthesis. The method further affords the ability to generate an HDL model of a complete device, such as a microprocessor or DSP. A computer program implementing the aforementioned method and a hardware system for running the computer program are also disclosed.Type: GrantFiled: October 14, 1999Date of Patent: March 1, 2005Assignee: ARC InternationalInventors: James Robert Howard Hakewill, Mohammed Noshad Khan, Edward Plowman
-
Patent number: 6848074Abstract: An improved method and apparatus for performing single-cycle operations (such as Viterbi decode) in digital processors is disclosed. In one aspect, the invention comprises methods for storing (“packing”) old and new metric data in memory that cooperate with a single-operand instruction adapted to perform single cycle calculations such as the Viterbi butterfly. Accordingly, such calculations can be computed effectively in software in a single cycle. In another aspect, an improved memory addressing mode is used to write back two new output results at the completion of instruction execution. The improved packing of state metrics in memory, single-operand instruction, and addressing mode can advantageously be integrated into any processor (e.g., DSP, RISC-DSP, or configurable processor) with appropriate memory. The user of such a processor may accordingly write software using the single-operand instruction to perform Viterbi decode with the efficiency comparable to a dedicated hardware implementation.Type: GrantFiled: June 21, 2001Date of Patent: January 25, 2005Assignee: ARC InternationalInventor: Robert Anthony Coombs
-
Patent number: 6786979Abstract: A steel cutting apparatus includes a cutting torch that is moved in an arcuate path for guiding the cutting torch so that a cutting flame of the cutting torch is always aimed at a bottom corner of the steel at the side where the cutting process begins. Molten steel and iron oxide flow through a kerf in the steel toward the bottom corner, and drop away from the billet for collection and disposal. Only a very small amount of slag adheres to the bottom corner of the billet when cutting is complete.Type: GrantFiled: October 15, 2003Date of Patent: September 7, 2004Assignee: Oxy-Arc International, Inc.Inventor: Claude Bissonnette
-
Patent number: 6718504Abstract: An improved method and apparatus for performing single-cycle operations (such as for example Maximum a Posteriori, i.e. MAP decode) in digital processors is disclosed. In one exemplary configuration, a processor is fitted with a specialized instruction and extension Arithmetic Logic Unit (ALU) to efficiently perform the forward and reverse transition trellis metric updates as well as the Log Likelihood ratio calculation in order to accelerate the decoding of Turbo-encoded data sequences. The processor executes software comprising the single operand instruction to perform Turbo decoding with the efficiency comparable to a dedicated hardware implementation. The programmable apparatus can be readily reprogrammed to accommodate evolving standards.Type: GrantFiled: June 5, 2002Date of Patent: April 6, 2004Assignees: ARC International, AlcatelInventors: Robert Coombs, Jonathan Talbot, Alexander Worm
-
Patent number: 6663824Abstract: A steel cutting apparatus includes a cutting torch that is moved in an arcuate path for guiding the cutting torch so that a cutting flame of the cutting torch is always aimed at a bottom corner of the steel at the side where the cutting process begins. Molten steel and iron oxide flow through a kerf in the steel toward the bottom corner, and drop away from the billet for collection and disposal. Only a very small amount of slag adheres to the bottom corner of the billet when cutting is complete.Type: GrantFiled: August 22, 2001Date of Patent: December 16, 2003Assignee: Oxy-Arc International, Inc.Inventor: Claude Bissonnette
-
Patent number: 6560754Abstract: An improved method and apparatus for controlling and implementing instructions in a pipelined central processing unit (CPU) or user-customizable microprocessor. In a first aspect of the invention, an improved method of permitting programmer control of jump instruction interlocks is disclosed. In one embodiment, a minimum of one cycle is required between an instruction that sets flags and a branch taken as a result of those flags; an interlock is used to detect a branch preceded by an instruction setting the flags to ensure that the instruction immediately preceding the branch can not affect the branch outcome. In a second embodiment, a jump instruction following a flag setting instruction whose flags may affect the outcome of the jump is stalled until all flags are set. In a second aspect of the invention, a method of synthesizing a processor design incorporating the aforementioned interlocks is disclosed.Type: GrantFiled: March 13, 2000Date of Patent: May 6, 2003Assignee: ARC International PLCInventors: James Robert Howard Hakewill, John Sanders
-
Patent number: 6277323Abstract: A novel cutting nozzle assembly for a postmixed oxygen-fuel gas torch is disclosed. The nozzle assembly includes a cylindrical shroud which surrounds and extends away from the gas discharge orifices in the gas discharge end of the cutting nozzle. The cylindrical shroud has the advantage of producing a tighter gas stream and of promoting a more thorough mixing of the preheat oxygen and the fuel gas to provide a hotter, more compact flame which produces a more parallel-sided cut through metal workpieces. The cutting tip therefore conserves metal as well as cutting gases. It also cuts faster than prior art postmixed cutting nozzles.Type: GrantFiled: July 7, 1999Date of Patent: August 21, 2001Assignee: Oxy-Arc International Inc.Inventor: Claude Bissonnette
-
Patent number: 4266690Abstract: A dispenser for welding electrodes is disclosed. The dispenser comprises a tubular casing having a first internal elongate tubular cavity for storage of a plurality of the welding electrodes for dispensing one at a time therefrom. A top end closure has an axial opening dimensioned to permit the passage of one only of the electrodes from the cavity upon manual actuation of an axially-reciprocal pusher rod engaging the lower end of the electrode. The axial opening is provided with a friction grip disc which normally closes the opening, permits the passage of an electrode therethrough but exerts a friction grip on a stationary partly-dispensed electrode to prevent the same from returning to the cavity.Type: GrantFiled: February 26, 1979Date of Patent: May 12, 1981Assignee: Red-D-Arc International Inc.Inventors: Gordon W. Holmes, William Marykuca
-
Patent number: D507625Type: GrantFiled: April 2, 2004Date of Patent: July 19, 2005Assignee: ARC InternationalInventor: Thomas S. Moleski