Patents Assigned to Atmel Rousset S.A.S.
-
Patent number: 8006045Abstract: A dummy write operation is disclosed that mimics an actual write operation to a memory array. In some implementations, a dummy write operation mimics an actual write operation by starting a charge pump, selecting a correct data line in the memory array, and by following the sequencing of an actual write operation. By mimicking an actual write operation, an attacker cannot use power analysis to distinguish between dummy and actual write operations. For example, PIN comparison operations would present the same or substantially the same power trace for both positive and negative comparisons, making it difficult for an attacker to determine if a retry count was written to NVM.Type: GrantFiled: February 27, 2009Date of Patent: August 23, 2011Assignee: Atmel Rousset S.A.S.Inventors: Vincent Dupaquis, Patrick Debaenst
-
Patent number: 7987380Abstract: A method including monitoring whether an externally originating signal reaches a predetermined threshold value in a host, producing an output value based on the monitoring, and identifying a power environment for the host based on the output value is described. Also described is a method for determining the power environment of a host. Systems and hosts for implementing the methods are also described.Type: GrantFiled: March 27, 2007Date of Patent: July 26, 2011Assignee: Atmel Rousset S.A.S.Inventors: Stephane Godzinski, Gaetan Bracmard
-
Publication number: 20110138141Abstract: A microcontroller system, such as a system-on-a-chip integrated circuit, including a processor (e.g., a Von Neumann processor), memory, and a memory protection unit (MPU), where the MPU provides execute-only access rights for one or more protected areas of the memory. The MPU can allow instructions fetched from within a protected area to access data in the protected area while preventing instructions fetched from outside the protected area from accessing data in the protected area.Type: ApplicationFiled: February 16, 2011Publication date: June 9, 2011Applicant: ATMEL ROUSSET S.A.S.Inventors: Sandrine Batifoulier, Stephane Godzinski, Vincent Dupaquis
-
Patent number: 7958291Abstract: An apparatus includes a first interface having a communication channel through which data is transmitted to or received from a target device and a first control register that is configured to control, based at least in part on its contents, transmission or reception of data through the communication channel. The apparatus also includes a second interface having a second control register that is configured to control, based at least in part on its contents, transmission or reception of data through the communication channel. A circuit in the apparatus harmonizes the contents of the first control register and the second control register, such that an external controller can control transmission or reception of data through the communication channel by providing control data in a first format to the first control register or by providing alternate control data in a second different format to the second control register.Type: GrantFiled: October 10, 2006Date of Patent: June 7, 2011Assignee: Atmel Rousset S.A.S.Inventors: Florent Renahy, Dominique Parlange
-
Patent number: 7906989Abstract: A multi-interface integrated circuit (IC) comprises a plurality of transistors, and a level detection block. At least one transistor of the plurality of transistors is in communication with a first terminal and either a first or a second lead of the multi-interface IC, and at least one of the plurality of transistors is in communication with the first terminal, a second terminal and either the first or a second lead of the multi-interface IC. The level detection block is in communication with at least one of the plurality of transistors and the first and second leads.Type: GrantFiled: March 20, 2008Date of Patent: March 15, 2011Assignee: Atmel Rousset S.A.S.Inventors: Eric Payrat, Majid Kaabouch
-
Patent number: 7895404Abstract: A microcontroller system, such as a system-on-a-chip integrated circuit, including a processor (e.g., a Von Neumann processor), memory, and a memory protection unit (MPU), where the MPU provides execute-only access rights for one or more protected areas of the memory. The MPU can allow instructions fetched from within a protected area to access data in the protected area while preventing instructions fetched from outside the protected area from accessing data in the protected area.Type: GrantFiled: February 14, 2008Date of Patent: February 22, 2011Assignee: Atmel Rousset S.A.S.Inventors: Sandrine Batifoulier, Stephane Godzinski, Vincent Dupaquis
-
Publication number: 20110016167Abstract: A cryptographically secure, computer hardware-implemented binary finite-field polynomial modular reduction method estimates and randomizes a polynomial quotient used for computation of a polynomial remainder. The randomizing error injected into the approximate polynomial quotient is limited to a few bits, e.g. less than half a word. The computed polynomial remainder is congruent with but a small random multiple of the residue, which can be found by a final strict binary field reduction by the modulus. In addition to a computational unit and operations sequencer, the computing hardware also includes a random or pseudo-random number generator for producing the random polynomial error. The modular reduction method thus resists hardware cryptoanalysis attacks, such as timing and power analysis attacks.Type: ApplicationFiled: September 21, 2010Publication date: January 20, 2011Applicant: Atmel Rousset S.A.S.Inventors: Vincent Dupaquis, Michel Douguet
-
Patent number: 7845568Abstract: In some implementations, a mobile device includes a first interface configured to communicably couple to a removable integrated circuit card; a second interface configured to wirelessly communicate with a contactless reader that is external to the mobile device; a communication interface that couples the first interface and the second interface and that is configured to obtain information from an integrated circuit card that is coupled to the first interface in response to receipt by the second interface of an information request from the contactless reader; and a programmable timer that is configured to be started in response to the second interface receiving an information request from the contactless reader, and that is further configured to, upon reaching a programmed value, cause the second interface to transmit the obtained information to the contactless reader.Type: GrantFiled: May 9, 2007Date of Patent: December 7, 2010Assignee: Atmel Rousset S.A.S.Inventors: Dominique Parlange, Jean Pierre Enguent, Romain Palmade
-
Patent number: 7848515Abstract: A deterministic blinding method for cipher algorithms that employ key-mixing and substitution (S-box) operations uses a masking table constructed with a true mask and a plurality of dummy masks corresponding to every possible S-box input. Each mask is applied in the key-mixing operation (e.g., bitwise XOR) to the cipher key or to round subkeys to generate true and dummy keys or subkeys that are applied to the data blocks within the overall cipher algorithm or within individual cipher rounds. The mask values prevent side-channel statistical analyses from determining the true from the dummy keys or subkeys. The true mask is identifiable to the cipher but not by external observers.Type: GrantFiled: February 22, 2006Date of Patent: December 7, 2010Assignee: Atmel Rousset S.A.S.Inventors: Vincent Dupaquis, Michel Douguet
-
Patent number: 7822207Abstract: A method of protecting secret key integrity in a hardware cryptographic system includes first obtaining an encryption result and corresponding checksum of known data using the secret key, saving those results, then masking the secret key and storing the masked key. When the masked key is to be used in a cryptographic application, the method checks key integrity against fault attacks by decrypting the prior encryption results using the masked key. If upon comparison, the decryption result equals valid data, then the key's use in the cryptographic system can proceed. Otherwise, all data relating to the masked key is wiped from the system and fault injection is flagged.Type: GrantFiled: December 22, 2006Date of Patent: October 26, 2010Assignee: Atmel Rousset S.A.S.Inventors: Michel Douguet, Vincent Dupaquis
-
Patent number: 7821302Abstract: A method and system for monitoring a frequency of a clock signal is disclosed. The method and system comprise dividing a clock signal into a plurality of clock signal components. The method and system further comprise adding a delay to each of the clock signal components and comparing the plurality of signal components with each of the delayed clock signal components to monitor whether the clock signal is within a predetermined frequency range. The method and system includes providing an output signal indicative of a condition of the clock signal based upon the comparing step.Type: GrantFiled: May 24, 2007Date of Patent: October 26, 2010Assignee: Atmel Rousset S.A.S.Inventor: Jean-Francois Guiramand
-
Patent number: 7812428Abstract: Methods, systems, IC packages, and electrical devices for providing data security for ICs. A substrate-on-substrate connector grid array package with an electrical shield can protect sensitive information in a secure IC from being accessed by physical attacks. A current flow in the electrical shield can be monitored for disturbances which can indicate an attack on the IC package.Type: GrantFiled: December 5, 2007Date of Patent: October 12, 2010Assignee: Atmel Rousset S.A.S.Inventors: Alain Peytavy, Alexandre Croguennec
-
Patent number: 7809133Abstract: A cryptographically secure, computer hardware-implemented modular reduction method systematically underestimates and randomizes an approximate quotient used for computation of a remainder. The randomizing error injected into the approximate quotient is limited to a few bits, e.g. less than half a word. The computed remainder is congruent with but a small random multiple of the residue, which can be found by a final set of subtractions by the modulus. In addition to a computational unit and operations sequencer, the computing hardware also includes a random or pseudo-random number generator for producing the random error. The modular reduction method thus resists hardware cryptoanalysis attacks, such as timing and power analysis attacks.Type: GrantFiled: February 18, 2004Date of Patent: October 5, 2010Assignee: Atmel Rousset S.A.S.Inventors: Vincent Dupaquis, Michel Douguet
-
Patent number: 7805480Abstract: A cryptographically secure, computer hardware-implemented binary finite-field polynomial modular reduction method estimates and randomizes a polynomial quotient used for computation of a polynomial remainder. The randomizing error injected into the approximate polynomial quotient is limited to a few bits, e.g. less than half a word. The computed polynomial remainder is congruent with but a small random multiple of the residue, which can be found by a final strict binary field reduction by the modulus. In addition to a computational unit and operations sequencer, the computing hardware also includes a random or pseudo-random number generator for producing the random polynomial error. The modular reduction method thus resists hardware cryptoanalysis attacks, such as timing and power analysis attacks.Type: GrantFiled: August 15, 2005Date of Patent: September 28, 2010Assignee: Atmel Rousset S.A.S.Inventors: Vincent Dupaquis, Michel Douguet
-
Patent number: 7788550Abstract: Techniques for coding and decoding redundant coding for column defects cartography. Defective cell groups identified in a memory array are redundantly encoded with a different bit pattern than the bit pattern used for functional cell groups. The identified defective cell groups are repaired using redundant cell groups in the memory array. The defective cell groups are later re-identified by checking the redundant bit pattern encoded in the cell groups. If new defective cell groups are identified, the memory array is identified as failing. If no new defective cell groups are identified, the memory array is identified as passing, and the identified defective cell groups are repaired.Type: GrantFiled: December 17, 2007Date of Patent: August 31, 2010Assignee: Atmel Rousset S.A.S.Inventors: Marc Merandat, Yves Fusella
-
Patent number: 7788311Abstract: A processor-executed computational method especially for use in cryptographic systems quickly determines a polynomial quotient under specific conditions. For a polynomial modulus f(x), a maximum degree for a polynomial i(x) to be reduced by this method is defined as the sum of the degree of f(x) and the difference d between the degrees of the two highest degree coefficients of f(x). Polynomials i(x) with degree less than this maximum can be divided by a^[deg(f(x))] instead of the full f(x) to quickly obtain the quotient value. With this quotient a residue value can be obtained, or optionally a random congruent value.Type: GrantFiled: May 30, 2006Date of Patent: August 31, 2010Assignee: Atmel Rousset S.A.S.Inventor: Vincent Dupaquis